mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-10 23:24:38 +00:00
mpc85xx: powerpc: usb: Modified the erratum A006261 according to endianness
Modifies erratum implementation due to the fact that P3041, P5020, and P5040 are all big endian for the USB PHY registers, but they were specified little endian. Signed-off-by: Sriram Dash <sriram.dash@nxp.com> Signed-off-by: Rajesh Bhagat <rajesh.bhagat@nxp.com> Reviewed-by: York Sun <york.sun@nxp.com>
This commit is contained in:
parent
06572f0301
commit
08efeac55f
1 changed files with 2 additions and 2 deletions
|
@ -114,10 +114,10 @@ void fsl_erratum_a006261_workaround(struct ccsr_usb_phy __iomem *usb_phy)
|
|||
setbits_be32(&usb_phy->config2,
|
||||
CONFIG_SYS_FSL_USB_RX_AUTO_CAL_RD_WR_SEL);
|
||||
|
||||
temp = squelch_prog_rd_0_2 << CONFIG_SYS_FSL_USB_SQUELCH_PROG_WR_0;
|
||||
temp = squelch_prog_rd_0_2 << CONFIG_SYS_FSL_USB_SQUELCH_PROG_WR_3;
|
||||
out_be32(&usb_phy->config2, in_be32(&usb_phy->config2) | temp);
|
||||
|
||||
temp = squelch_prog_rd_3_5 << CONFIG_SYS_FSL_USB_SQUELCH_PROG_WR_3;
|
||||
temp = squelch_prog_rd_3_5 << CONFIG_SYS_FSL_USB_SQUELCH_PROG_WR_0;
|
||||
out_be32(&usb_phy->config2, in_be32(&usb_phy->config2) | temp);
|
||||
#endif
|
||||
}
|
||||
|
|
Loading…
Reference in a new issue