mirror of
https://github.com/AsahiLinux/u-boot
synced 2025-02-17 22:49:02 +00:00
rockchip: rk3036: use ARM arch timer instead of rk_timer
We prefer to use ARM arch timer instead of rockchip timer, so that we are using the same timer for SPL, U-Boot and Kernel, which will make things simple and easy to track the boot time. Signed-off-by: Kever Yang <kever.yang@rock-chips.com>
This commit is contained in:
parent
19d0de3ee4
commit
002d897fb1
3 changed files with 31 additions and 7 deletions
|
@ -42,7 +42,7 @@ endif
|
||||||
obj-$(CONFIG_$(SPL_TPL_)RAM) += sdram_common.o
|
obj-$(CONFIG_$(SPL_TPL_)RAM) += sdram_common.o
|
||||||
|
|
||||||
ifndef CONFIG_ARM64
|
ifndef CONFIG_ARM64
|
||||||
ifeq ($(CONFIG_ROCKCHIP_RK3188)$(CONFIG_ROCKCHIP_RK322X),)
|
ifeq ($(CONFIG_ROCKCHIP_RK3188)$(CONFIG_ROCKCHIP_RK322X)$(CONFIG_ROCKCHIP_RK3036),)
|
||||||
obj-y += rk_timer.o
|
obj-y += rk_timer.o
|
||||||
endif
|
endif
|
||||||
endif
|
endif
|
||||||
|
|
|
@ -1,6 +1,6 @@
|
||||||
// SPDX-License-Identifier: GPL-2.0+
|
// SPDX-License-Identifier: GPL-2.0+
|
||||||
/*
|
/*
|
||||||
* (C) Copyright 2015 Rockchip Electronics Co., Ltd
|
* (C) Copyright 2015-2019 Rockchip Electronics Co., Ltd
|
||||||
*/
|
*/
|
||||||
|
|
||||||
#include <common.h>
|
#include <common.h>
|
||||||
|
@ -8,14 +8,37 @@
|
||||||
#include <asm/io.h>
|
#include <asm/io.h>
|
||||||
#include <asm/arch-rockchip/bootrom.h>
|
#include <asm/arch-rockchip/bootrom.h>
|
||||||
#include <asm/arch-rockchip/sdram_rk3036.h>
|
#include <asm/arch-rockchip/sdram_rk3036.h>
|
||||||
#include <asm/arch-rockchip/timer.h>
|
|
||||||
|
#define TIMER_LOAD_COUNT_L 0x00
|
||||||
|
#define TIMER_LOAD_COUNT_H 0x04
|
||||||
|
#define TIMER_CONTROL_REG 0x10
|
||||||
|
#define TIMER_EN 0x1
|
||||||
|
#define TIMER_FMODE (0 << 1)
|
||||||
|
#define TIMER_RMODE (1 << 1)
|
||||||
|
|
||||||
|
void rockchip_stimer_init(void)
|
||||||
|
{
|
||||||
|
asm volatile("mcr p15, 0, %0, c14, c0, 0"
|
||||||
|
: : "r"(COUNTER_FREQUENCY));
|
||||||
|
|
||||||
|
writel(0, CONFIG_ROCKCHIP_STIMER_BASE + TIMER_CONTROL_REG);
|
||||||
|
writel(0xffffffff, CONFIG_ROCKCHIP_STIMER_BASE);
|
||||||
|
writel(0xffffffff, CONFIG_ROCKCHIP_STIMER_BASE + 4);
|
||||||
|
writel(TIMER_EN | TIMER_FMODE, CONFIG_ROCKCHIP_STIMER_BASE +
|
||||||
|
TIMER_CONTROL_REG);
|
||||||
|
}
|
||||||
|
|
||||||
void board_init_f(ulong dummy)
|
void board_init_f(ulong dummy)
|
||||||
{
|
{
|
||||||
#ifdef CONFIG_DEBUG_UART
|
#ifdef CONFIG_DEBUG_UART
|
||||||
debug_uart_init();
|
debug_uart_init();
|
||||||
#endif
|
#endif
|
||||||
rockchip_timer_init();
|
|
||||||
|
/* Init secure timer */
|
||||||
|
rockchip_stimer_init();
|
||||||
|
/* Init ARM arch timer in arch/arm/cpu/armv7/arch_timer.c */
|
||||||
|
timer_init();
|
||||||
|
|
||||||
sdram_init();
|
sdram_init();
|
||||||
|
|
||||||
/* return to maskrom */
|
/* return to maskrom */
|
||||||
|
|
|
@ -12,9 +12,10 @@
|
||||||
#define CONFIG_SYS_CBSIZE 1024
|
#define CONFIG_SYS_CBSIZE 1024
|
||||||
#define CONFIG_SKIP_LOWLEVEL_INIT
|
#define CONFIG_SKIP_LOWLEVEL_INIT
|
||||||
|
|
||||||
#define CONFIG_SYS_TIMER_RATE (24 * 1000 * 1000)
|
#define CONFIG_ROCKCHIP_STIMER_BASE 0x200440a0
|
||||||
#define CONFIG_SYS_TIMER_BASE 0x200440a0 /* TIMER5 */
|
#define COUNTER_FREQUENCY 24000000
|
||||||
#define CONFIG_SYS_TIMER_COUNTER (CONFIG_SYS_TIMER_BASE + 8)
|
#define CONFIG_SYS_ARCH_TIMER
|
||||||
|
#define CONFIG_SYS_HZ_CLOCK 24000000
|
||||||
|
|
||||||
#define CONFIG_SYS_INIT_SP_ADDR 0x60100000
|
#define CONFIG_SYS_INIT_SP_ADDR 0x60100000
|
||||||
#define CONFIG_SYS_LOAD_ADDR 0x60800800
|
#define CONFIG_SYS_LOAD_ADDR 0x60800800
|
||||||
|
|
Loading…
Add table
Reference in a new issue