2018-05-06 21:58:06 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0+
|
2016-06-03 13:11:35 +00:00
|
|
|
/*
|
|
|
|
* Copyright 2016 Freescale Semiconductor, Inc.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <common.h>
|
|
|
|
#include <i2c.h>
|
|
|
|
#include <asm/io.h>
|
|
|
|
#include <asm/arch/clock.h>
|
|
|
|
#include <asm/arch/fsl_serdes.h>
|
2017-01-30 11:35:35 +00:00
|
|
|
#ifdef CONFIG_FSL_LS_PPA
|
|
|
|
#include <asm/arch/ppa.h>
|
|
|
|
#endif
|
2017-03-06 17:02:34 +00:00
|
|
|
#include <asm/arch/mmu.h>
|
2016-06-03 13:11:35 +00:00
|
|
|
#include <asm/arch/soc.h>
|
|
|
|
#include <hwconfig.h>
|
|
|
|
#include <ahci.h>
|
|
|
|
#include <mmc.h>
|
|
|
|
#include <scsi.h>
|
|
|
|
#include <fsl_esdhc.h>
|
|
|
|
#include <environment.h>
|
|
|
|
#include <fsl_mmdc.h>
|
|
|
|
#include <netdev.h>
|
2017-03-23 08:18:20 +00:00
|
|
|
#include <fsl_sec.h>
|
2016-06-03 13:11:35 +00:00
|
|
|
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
|
|
|
|
int checkboard(void)
|
|
|
|
{
|
2018-01-11 14:33:31 +00:00
|
|
|
#ifdef CONFIG_TARGET_LS1012ARDB
|
2016-06-03 13:11:35 +00:00
|
|
|
u8 in1;
|
|
|
|
|
|
|
|
puts("Board: LS1012ARDB ");
|
|
|
|
|
|
|
|
/* Initialize i2c early for Serial flash bank information */
|
|
|
|
i2c_set_bus_num(0);
|
|
|
|
|
2017-12-08 07:35:35 +00:00
|
|
|
if (i2c_read(I2C_MUX_IO_ADDR, I2C_MUX_IO_1, 1, &in1, 1) < 0) {
|
2016-06-03 13:11:35 +00:00
|
|
|
printf("Error reading i2c boot information!\n");
|
|
|
|
return 0; /* Don't want to hang() on this error */
|
|
|
|
}
|
|
|
|
|
|
|
|
puts("Version");
|
2017-12-08 07:35:36 +00:00
|
|
|
switch (in1 & SW_REV_MASK) {
|
|
|
|
case SW_REV_A:
|
2016-06-03 13:11:35 +00:00
|
|
|
puts(": RevA");
|
2017-12-08 07:35:36 +00:00
|
|
|
break;
|
|
|
|
case SW_REV_B:
|
2016-06-03 13:11:35 +00:00
|
|
|
puts(": RevB");
|
2017-12-08 07:35:36 +00:00
|
|
|
break;
|
|
|
|
case SW_REV_C:
|
|
|
|
puts(": RevC");
|
|
|
|
break;
|
|
|
|
case SW_REV_C1:
|
|
|
|
puts(": RevC1");
|
|
|
|
break;
|
|
|
|
case SW_REV_C2:
|
|
|
|
puts(": RevC2");
|
|
|
|
break;
|
|
|
|
case SW_REV_D:
|
|
|
|
puts(": RevD");
|
|
|
|
break;
|
|
|
|
case SW_REV_E:
|
|
|
|
puts(": RevE");
|
|
|
|
break;
|
|
|
|
default:
|
2016-06-03 13:11:35 +00:00
|
|
|
puts(": unknown");
|
2017-12-08 07:35:36 +00:00
|
|
|
break;
|
|
|
|
}
|
2016-06-03 13:11:35 +00:00
|
|
|
|
|
|
|
printf(", boot from QSPI");
|
2017-12-08 07:35:35 +00:00
|
|
|
if ((in1 & SW_BOOT_MASK) == SW_BOOT_EMU)
|
2016-06-03 13:11:35 +00:00
|
|
|
puts(": emu\n");
|
2017-12-08 07:35:35 +00:00
|
|
|
else if ((in1 & SW_BOOT_MASK) == SW_BOOT_BANK1)
|
2016-06-03 13:11:35 +00:00
|
|
|
puts(": bank1\n");
|
2017-12-08 07:35:35 +00:00
|
|
|
else if ((in1 & SW_BOOT_MASK) == SW_BOOT_BANK2)
|
2016-06-03 13:11:35 +00:00
|
|
|
puts(": bank2\n");
|
|
|
|
else
|
|
|
|
puts("unknown\n");
|
2018-01-11 14:33:31 +00:00
|
|
|
#else
|
2016-06-03 13:11:35 +00:00
|
|
|
|
2018-01-11 14:33:31 +00:00
|
|
|
puts("Board: LS1012A2G5RDB ");
|
|
|
|
#endif
|
2016-06-03 13:11:35 +00:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int dram_init(void)
|
|
|
|
{
|
2016-09-26 15:09:25 +00:00
|
|
|
static const struct fsl_mmdc_info mparam = {
|
|
|
|
0x05180000, /* mdctl */
|
|
|
|
0x00030035, /* mdpdc */
|
|
|
|
0x12554000, /* mdotc */
|
|
|
|
0xbabf7954, /* mdcfg0 */
|
|
|
|
0xdb328f64, /* mdcfg1 */
|
|
|
|
0x01ff00db, /* mdcfg2 */
|
|
|
|
0x00001680, /* mdmisc */
|
|
|
|
0x0f3c8000, /* mdref */
|
|
|
|
0x00002000, /* mdrwd */
|
|
|
|
0x00bf1023, /* mdor */
|
|
|
|
0x0000003f, /* mdasp */
|
|
|
|
0x0000022a, /* mpodtctrl */
|
|
|
|
0xa1390003, /* mpzqhwctrl */
|
|
|
|
};
|
|
|
|
|
|
|
|
mmdc_init(&mparam);
|
2016-06-03 13:11:35 +00:00
|
|
|
|
|
|
|
gd->ram_size = CONFIG_SYS_SDRAM_SIZE;
|
2017-03-06 17:02:34 +00:00
|
|
|
#if !defined(CONFIG_SPL) || defined(CONFIG_SPL_BUILD)
|
|
|
|
/* This will break-before-make MMU for DDR */
|
|
|
|
update_early_mmu_table();
|
|
|
|
#endif
|
2016-06-03 13:11:35 +00:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
int board_early_init_f(void)
|
|
|
|
{
|
|
|
|
fsl_lsch2_early_init_f();
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int board_init(void)
|
|
|
|
{
|
2017-08-11 05:39:14 +00:00
|
|
|
struct ccsr_cci400 *cci = (struct ccsr_cci400 *)(CONFIG_SYS_IMMR +
|
|
|
|
CONFIG_SYS_CCI400_OFFSET);
|
2016-06-03 13:11:35 +00:00
|
|
|
/*
|
|
|
|
* Set CCI-400 control override register to enable barrier
|
|
|
|
* transaction
|
|
|
|
*/
|
|
|
|
out_le32(&cci->ctrl_ord, CCI400_CTRLORD_EN_BARRIER);
|
|
|
|
|
2016-08-02 11:03:27 +00:00
|
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_A010315
|
|
|
|
erratum_a010315();
|
|
|
|
#endif
|
|
|
|
|
2016-06-03 13:11:35 +00:00
|
|
|
#ifdef CONFIG_ENV_IS_NOWHERE
|
|
|
|
gd->env_addr = (ulong)&default_environment[0];
|
|
|
|
#endif
|
|
|
|
|
2017-03-23 08:18:20 +00:00
|
|
|
#ifdef CONFIG_FSL_CAAM
|
|
|
|
sec_init();
|
|
|
|
#endif
|
|
|
|
|
2017-01-30 11:35:35 +00:00
|
|
|
#ifdef CONFIG_FSL_LS_PPA
|
|
|
|
ppa_init();
|
|
|
|
#endif
|
2016-06-03 13:11:35 +00:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2018-01-11 14:33:31 +00:00
|
|
|
#ifdef CONFIG_TARGET_LS1012ARDB
|
2017-01-17 02:43:56 +00:00
|
|
|
int esdhc_status_fixup(void *blob, const char *compat)
|
|
|
|
{
|
|
|
|
char esdhc1_path[] = "/soc/esdhc@1580000";
|
2017-12-08 07:35:37 +00:00
|
|
|
bool sdhc2_en = false;
|
2017-01-17 02:43:56 +00:00
|
|
|
u8 mux_sdhc2;
|
2017-12-08 07:35:37 +00:00
|
|
|
u8 io = 0;
|
2017-01-17 02:43:56 +00:00
|
|
|
|
|
|
|
i2c_set_bus_num(0);
|
|
|
|
|
2017-12-08 07:35:37 +00:00
|
|
|
/* IO1[7:3] is the field of board revision info. */
|
|
|
|
if (i2c_read(I2C_MUX_IO_ADDR, I2C_MUX_IO_1, 1, &io, 1) < 0) {
|
2017-01-17 02:43:56 +00:00
|
|
|
printf("Error reading i2c boot information!\n");
|
2017-12-08 07:35:37 +00:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* hwconfig method is used for RevD and later versions. */
|
|
|
|
if ((io & SW_REV_MASK) <= SW_REV_D) {
|
|
|
|
#ifdef CONFIG_HWCONFIG
|
|
|
|
if (hwconfig("esdhc1"))
|
|
|
|
sdhc2_en = true;
|
|
|
|
#endif
|
|
|
|
} else {
|
|
|
|
/*
|
|
|
|
* The I2C IO-expander for mux select is used to control
|
|
|
|
* the muxing of various onboard interfaces.
|
|
|
|
*
|
|
|
|
* IO0[3:2] indicates SDHC2 interface demultiplexer
|
|
|
|
* select lines.
|
|
|
|
* 00 - SDIO wifi
|
|
|
|
* 01 - GPIO (to Arduino)
|
|
|
|
* 10 - eMMC Memory
|
|
|
|
* 11 - SPI
|
|
|
|
*/
|
|
|
|
if (i2c_read(I2C_MUX_IO_ADDR, I2C_MUX_IO_0, 1, &io, 1) < 0) {
|
|
|
|
printf("Error reading i2c boot information!\n");
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
mux_sdhc2 = (io & 0x0c) >> 2;
|
|
|
|
/* Enable SDHC2 only when use SDIO wifi and eMMC */
|
|
|
|
if (mux_sdhc2 == 2 || mux_sdhc2 == 0)
|
|
|
|
sdhc2_en = true;
|
2017-01-17 02:43:56 +00:00
|
|
|
}
|
2017-12-08 07:35:37 +00:00
|
|
|
if (sdhc2_en)
|
2017-01-17 02:43:56 +00:00
|
|
|
do_fixup_by_path(blob, esdhc1_path, "status", "okay",
|
|
|
|
sizeof("okay"), 1);
|
|
|
|
else
|
|
|
|
do_fixup_by_path(blob, esdhc1_path, "status", "disabled",
|
|
|
|
sizeof("disabled"), 1);
|
|
|
|
return 0;
|
|
|
|
}
|
2018-01-11 14:33:31 +00:00
|
|
|
#endif
|
2017-01-17 02:43:56 +00:00
|
|
|
|
2016-06-03 13:11:35 +00:00
|
|
|
int ft_board_setup(void *blob, bd_t *bd)
|
|
|
|
{
|
|
|
|
arch_fixup_fdt(blob);
|
|
|
|
|
|
|
|
ft_cpu_setup(blob, bd);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|