2019-01-21 08:17:40 +00:00
|
|
|
CONFIG_PPC=y
|
|
|
|
CONFIG_SYS_TEXT_BASE=0xFE000000
|
2019-01-21 08:17:53 +00:00
|
|
|
CONFIG_SYS_CLK_FREQ=66000000
|
2019-01-21 08:17:40 +00:00
|
|
|
CONFIG_MPC83xx=y
|
2019-01-21 08:17:56 +00:00
|
|
|
CONFIG_HIGH_BATS=y
|
2019-01-21 08:17:40 +00:00
|
|
|
CONFIG_TARGET_MPC8349EMDS_SDRAM=y
|
2019-01-21 08:17:54 +00:00
|
|
|
CONFIG_DDR_MC_CLOCK_MODE_1_1=y
|
|
|
|
CONFIG_SYSTEM_PLL_FACTOR_4_1=y
|
|
|
|
CONFIG_CORE_PLL_RATIO_2_1=y
|
|
|
|
CONFIG_PCI_HOST_MODE_ENABLE=y
|
|
|
|
CONFIG_PCI_INT_ARBITER1_ENABLE=y
|
|
|
|
CONFIG_PCI_INT_ARBITER2_ENABLE=y
|
|
|
|
CONFIG_BOOT_MEMORY_SPACE_LOW=y
|
|
|
|
CONFIG_BOOT_ROM_INTERFACE_GPCM_16BIT=y
|
|
|
|
CONFIG_TSEC1_MODE_GMII=y
|
|
|
|
CONFIG_TSEC2_MODE_GMII=y
|
2019-01-21 08:17:57 +00:00
|
|
|
CONFIG_BAT0=y
|
|
|
|
CONFIG_BAT0_NAME="SDRAM"
|
|
|
|
CONFIG_BAT0_BASE=0x00000000
|
|
|
|
CONFIG_BAT0_LENGTH_256_MBYTES=y
|
|
|
|
CONFIG_BAT0_ACCESS_RW=y
|
|
|
|
CONFIG_BAT0_ICACHE_MEMORYCOHERENCE=y
|
|
|
|
CONFIG_BAT0_DCACHE_MEMORYCOHERENCE=y
|
|
|
|
CONFIG_BAT0_USER_MODE_VALID=y
|
|
|
|
CONFIG_BAT0_SUPERVISOR_MODE_VALID=y
|
|
|
|
CONFIG_BAT5=y
|
|
|
|
CONFIG_BAT5_NAME="IMMR"
|
|
|
|
CONFIG_BAT5_BASE=0xE0000000
|
|
|
|
CONFIG_BAT5_LENGTH_256_MBYTES=y
|
|
|
|
CONFIG_BAT5_ACCESS_RW=y
|
|
|
|
CONFIG_BAT5_ICACHE_INHIBITED=y
|
|
|
|
CONFIG_BAT5_ICACHE_GUARDED=y
|
|
|
|
CONFIG_BAT5_DCACHE_INHIBITED=y
|
|
|
|
CONFIG_BAT5_DCACHE_GUARDED=y
|
|
|
|
CONFIG_BAT5_USER_MODE_VALID=y
|
|
|
|
CONFIG_BAT5_SUPERVISOR_MODE_VALID=y
|
|
|
|
CONFIG_BAT6=y
|
|
|
|
CONFIG_BAT6_NAME="STACK_IN_DCACHE"
|
|
|
|
CONFIG_BAT6_BASE=0xF0000000
|
|
|
|
CONFIG_BAT6_LENGTH_256_MBYTES=y
|
|
|
|
CONFIG_BAT6_ACCESS_RW=y
|
|
|
|
CONFIG_BAT6_ICACHE_MEMORYCOHERENCE=y
|
|
|
|
CONFIG_BAT6_ICACHE_GUARDED=y
|
|
|
|
CONFIG_BAT6_DCACHE_MEMORYCOHERENCE=y
|
|
|
|
CONFIG_BAT6_DCACHE_GUARDED=y
|
|
|
|
CONFIG_BAT6_USER_MODE_VALID=y
|
|
|
|
CONFIG_BAT6_SUPERVISOR_MODE_VALID=y
|
2019-01-21 08:17:58 +00:00
|
|
|
CONFIG_LBLAW0=y
|
|
|
|
CONFIG_LBLAW0_BASE=0xFE000000
|
|
|
|
CONFIG_LBLAW0_NAME="FLASH"
|
|
|
|
CONFIG_LBLAW0_LENGTH_32_MBYTES=y
|
|
|
|
CONFIG_LBLAW1=y
|
|
|
|
CONFIG_LBLAW1_BASE=0xE2400000
|
|
|
|
CONFIG_LBLAW1_NAME="BCSR"
|
|
|
|
CONFIG_LBLAW1_LENGTH_32_KBYTES=y
|
|
|
|
CONFIG_LBLAW2=y
|
|
|
|
CONFIG_LBLAW2_BASE=0xF0000000
|
|
|
|
CONFIG_LBLAW2_NAME="SDRAM"
|
|
|
|
CONFIG_LBLAW2_LENGTH_64_MBYTES=y
|
2019-01-21 08:18:03 +00:00
|
|
|
CONFIG_ELBC_BR0_OR0=y
|
|
|
|
CONFIG_BR0_OR0_NAME="FLASH"
|
|
|
|
CONFIG_BR0_OR0_BASE=0xFE000000
|
|
|
|
CONFIG_BR0_PORTSIZE_16BIT=y
|
|
|
|
CONFIG_OR0_AM_32_MBYTES=y
|
|
|
|
CONFIG_OR0_XAM_SET=y
|
|
|
|
CONFIG_OR0_SCY_15=y
|
|
|
|
CONFIG_OR0_CSNT_EARLIER=y
|
|
|
|
CONFIG_OR0_ACS_HALF_CYCLE_EARLIER=y
|
|
|
|
CONFIG_OR0_XACS_EXTENDED=y
|
|
|
|
CONFIG_OR0_TRLX_RELAXED=y
|
|
|
|
CONFIG_OR0_EHTR_8_CYCLE=y
|
|
|
|
CONFIG_OR0_EAD_EXTRA=y
|
|
|
|
CONFIG_ELBC_BR1_OR1=y
|
|
|
|
CONFIG_BR1_OR1_NAME="BCSR"
|
|
|
|
CONFIG_BR1_OR1_BASE=0xE2400000
|
|
|
|
CONFIG_OR1_XAM_SET=y
|
|
|
|
CONFIG_OR1_SCY_15=y
|
|
|
|
CONFIG_OR1_CSNT_EARLIER=y
|
|
|
|
CONFIG_ELBC_BR2_OR2=y
|
|
|
|
CONFIG_BR2_OR2_NAME="SDRAM"
|
|
|
|
CONFIG_BR2_OR2_BASE=0xF0000000
|
|
|
|
CONFIG_BR2_PORTSIZE_32BIT=y
|
|
|
|
CONFIG_BR2_MACHINE_SDRAM=y
|
|
|
|
CONFIG_OR2_COLS_9=y
|
|
|
|
CONFIG_OR2_ROWS_13=y
|
|
|
|
CONFIG_OR2_EAD_EXTRA=y
|
2019-01-21 08:17:51 +00:00
|
|
|
CONFIG_PCI_ONE_PCI1=y
|
2019-01-21 08:17:40 +00:00
|
|
|
CONFIG_OF_BOARD_SETUP=y
|
|
|
|
CONFIG_OF_STDOUT_VIA_ALIAS=y
|
|
|
|
CONFIG_BOOTDELAY=6
|
|
|
|
CONFIG_HUSH_PARSER=y
|
|
|
|
CONFIG_CMD_IMLS=y
|
|
|
|
CONFIG_CMD_I2C=y
|
|
|
|
# CONFIG_CMD_SETEXPR is not set
|
|
|
|
CONFIG_CMD_MII=y
|
|
|
|
CONFIG_CMD_PING=y
|
|
|
|
CONFIG_CMD_DATE=y
|
|
|
|
# CONFIG_MMC is not set
|
|
|
|
CONFIG_MTD_NOR_FLASH=y
|
|
|
|
CONFIG_FLASH_CFI_DRIVER=y
|
|
|
|
CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
|
|
|
|
CONFIG_SYS_FLASH_CFI=y
|
|
|
|
CONFIG_PHY_MARVELL=y
|
|
|
|
CONFIG_NETDEVICES=y
|
|
|
|
CONFIG_TSEC_ENET=y
|
|
|
|
# CONFIG_PCI is not set
|
|
|
|
CONFIG_SYS_NS16550=y
|
|
|
|
CONFIG_SPI=y
|
|
|
|
CONFIG_MPC8XXX_SPI=y
|
|
|
|
CONFIG_OF_LIBFDT=y
|