2018-05-06 21:58:06 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
2011-07-06 00:28:33 +00:00
|
|
|
/*
|
|
|
|
|
* (c) 2011 Graf-Syteco, Matthias Weisser
|
|
|
|
|
* <weisserm@arcor.de>
|
|
|
|
|
*
|
|
|
|
|
* Configuation settings for the zmx25 board
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef __CONFIG_H
|
|
|
|
|
#define __CONFIG_H
|
|
|
|
|
|
2013-10-04 15:22:44 +00:00
|
|
|
#include <asm/arch/imx-regs.h>
|
|
|
|
|
|
|
|
|
|
#define CONFIG_SYS_TIMER_RATE 32768
|
|
|
|
|
#define CONFIG_SYS_TIMER_COUNTER \
|
|
|
|
|
(&((struct gpt_regs *)IMX_GPT1_BASE)->counter)
|
|
|
|
|
|
2011-07-06 00:28:33 +00:00
|
|
|
/*
|
|
|
|
|
* Environment settings
|
|
|
|
|
*/
|
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
|
|
|
"gs_fast_boot=setenv bootdelay 5\0" \
|
|
|
|
|
"gs_slow_boot=setenv bootdelay 10\0" \
|
|
|
|
|
"bootcmd=dcache off; mw.l 0x81000000 0 1024; usb start;" \
|
|
|
|
|
"fatls usb 0; fatload usb 0 0x81000000 zmx25-init.bin;" \
|
|
|
|
|
"bootm 0x81000000; bootelf 0x81000000\0"
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Hardware drivers
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Serial
|
|
|
|
|
*/
|
2011-11-22 14:22:39 +00:00
|
|
|
#define CONFIG_MXC_UART_BASE UART2_BASE
|
2011-07-06 00:28:33 +00:00
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Ethernet
|
|
|
|
|
*/
|
|
|
|
|
#define CONFIG_FEC_MXC
|
|
|
|
|
#define CONFIG_FEC_MXC_PHYADDR 0x00
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* BOOTP options
|
|
|
|
|
*/
|
|
|
|
|
#define CONFIG_BOOTP_BOOTFILESIZE
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* USB
|
|
|
|
|
*/
|
|
|
|
|
#ifdef CONFIG_CMD_USB
|
|
|
|
|
#define CONFIG_USB_EHCI_MXC
|
|
|
|
|
#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
|
2012-11-13 09:57:48 +00:00
|
|
|
#define CONFIG_MXC_USB_PORT 1
|
|
|
|
|
#define CONFIG_MXC_USB_PORTSC MXC_EHCI_MODE_SERIAL
|
|
|
|
|
#define CONFIG_MXC_USB_FLAGS (MXC_EHCI_INTERNAL_PHY | MXC_EHCI_IPPUE_DOWN)
|
2011-07-06 00:28:33 +00:00
|
|
|
#define CONFIG_EHCI_IS_TDI
|
|
|
|
|
#endif /* CONFIG_CMD_USB */
|
|
|
|
|
|
|
|
|
|
/* SDRAM */
|
|
|
|
|
#define PHYS_SDRAM 0x80000000 /* start address of LPDDRRAM */
|
|
|
|
|
#define PHYS_SDRAM_SIZE 0x04000000 /* 64 megs */
|
|
|
|
|
|
|
|
|
|
#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
|
|
|
|
|
#define CONFIG_SYS_INIT_SP_ADDR 0x78020000 /* end of internal SRAM */
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* FLASH and environment organization
|
|
|
|
|
*/
|
|
|
|
|
#define CONFIG_SYS_FLASH_BASE 0xA0000000
|
|
|
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 1
|
|
|
|
|
#define CONFIG_SYS_MAX_FLASH_SECT 256
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* CFI FLASH driver setup
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#endif /* __CONFIG_H */
|
