2016-04-12 08:11:41 +00:00
|
|
|
/*
|
|
|
|
* include/configs/blanche.h
|
|
|
|
* This file is blanche board configuration.
|
|
|
|
*
|
|
|
|
* Copyright (C) 2016 Renesas Electronics Corporation
|
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: GPL-2.0
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __BLANCHE_H
|
|
|
|
#define __BLANCHE_H
|
|
|
|
|
|
|
|
#undef DEBUG
|
|
|
|
#define CONFIG_R8A7792
|
|
|
|
#define CONFIG_RMOBILE_BOARD_STRING "Blanche"
|
|
|
|
|
|
|
|
#include "rcar-gen2-common.h"
|
|
|
|
|
|
|
|
#define CONFIG_USE_ARCH_MEMSET
|
|
|
|
#define CONFIG_USE_ARCH_MEMCPY
|
|
|
|
|
|
|
|
/* STACK */
|
|
|
|
#define CONFIG_SYS_INIT_SP_ADDR 0xE817FFFC
|
|
|
|
#define STACK_AREA_SIZE 0xC000
|
|
|
|
#define LOW_LEVEL_MERAM_STACK \
|
|
|
|
(CONFIG_SYS_INIT_SP_ADDR + STACK_AREA_SIZE - 4)
|
|
|
|
|
|
|
|
/* MEMORY */
|
|
|
|
#define RCAR_GEN2_SDRAM_BASE 0x40000000
|
|
|
|
#define RCAR_GEN2_SDRAM_SIZE (1024u * 1024 * 1024)
|
|
|
|
#define RCAR_GEN2_UBOOT_SDRAM_SIZE (512 * 1024 * 1024)
|
|
|
|
|
|
|
|
/* SCIF */
|
|
|
|
#define CONFIG_SCIF_CONSOLE
|
|
|
|
#define CONFIG_CONS_SCIF0
|
|
|
|
|
|
|
|
#define CONFIG_SYS_MEMTEST_START (RCAR_GEN2_SDRAM_BASE)
|
|
|
|
#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 504 * 1024 * 1024)
|
|
|
|
|
|
|
|
#undef CONFIG_SYS_ALT_MEMTEST
|
|
|
|
#undef CONFIG_SYS_MEMTEST_SCRATCH
|
|
|
|
#undef CONFIG_SYS_LOADS_BAUD_CHANGE
|
|
|
|
|
|
|
|
/* FLASH */
|
|
|
|
/* #define CONFIG_SYS_NO_FLASH */ /* uncomment if use QSPI-FLASH */
|
|
|
|
#if defined(CONFIG_SYS_NO_FLASH)
|
|
|
|
#define CONFIG_SYS_TEXT_BASE 0x40000000
|
|
|
|
#define CONFIG_SPI
|
|
|
|
#define CONFIG_SH_QSPI
|
|
|
|
#define CONFIG_SH_QSPI_BASE 0xE6B10000
|
|
|
|
#else
|
|
|
|
#define CONFIG_SYS_TEXT_BASE 0x00000000
|
|
|
|
#define CONFIG_SYS_FLASH_CFI
|
|
|
|
#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
|
|
|
|
#define CONFIG_FLASH_CFI_DRIVER
|
|
|
|
#define CONFIG_CFI_FLASH_USE_WEAK_ACCESSORS
|
|
|
|
#define CONFIG_FLASH_SHOW_PROGRESS 45
|
|
|
|
#define CONFIG_SYS_FLASH_BASE 0x00000000
|
|
|
|
#define CONFIG_SYS_FLASH_SIZE 0x04000000 /* 64 MB */
|
|
|
|
#define CONFIG_SYS_MAX_FLASH_SECT 1024
|
|
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 1
|
|
|
|
#define CONFIG_SYS_FLASH_BANKS_LIST { (CONFIG_SYS_FLASH_BASE) }
|
|
|
|
#define CONFIG_SYS_FLASH_BANKS_SIZES { (CONFIG_SYS_FLASH_SIZE) }
|
|
|
|
|
|
|
|
#define CONFIG_SYS_FLASH_ERASE_TOUT 3000
|
|
|
|
#define CONFIG_SYS_FLASH_WRITE_TOUT 3000
|
|
|
|
#define CONFIG_SYS_FLASH_LOCK_TOUT 3000
|
|
|
|
#define CONFIG_SYS_FLASH_UNLOCK_TOUT 3000
|
|
|
|
#undef CONFIG_CMD_SF
|
|
|
|
#undef CONFIG_CMD_SPI
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/* BLANCHE on board LANC: SMC89218 (ExCS0) */
|
|
|
|
#define CONFIG_NET_MULTI
|
|
|
|
#define CONFIG_SMC911X 1
|
|
|
|
#define CONFIG_SMC911X_16_BIT 1
|
|
|
|
#define CONFIG_SMC911X_BASE 0x18000000
|
|
|
|
|
|
|
|
/* Board Clock */
|
|
|
|
#define RMOBILE_XTAL_CLK 20000000u
|
|
|
|
#define CONFIG_SYS_CLK_FREQ RMOBILE_XTAL_CLK
|
|
|
|
#define CONFIG_SH_TMU_CLK_FREQ (CONFIG_SYS_CLK_FREQ / 2) /* EXT / 2 */
|
|
|
|
#define CONFIG_SYS_TMU_CLK_DIV 4
|
|
|
|
|
|
|
|
/* ENV setting */
|
|
|
|
#if defined(CONFIG_SYS_NO_FLASH)
|
|
|
|
#else
|
|
|
|
#undef CONFIG_ENV_IS_IN_SPI_FLASH
|
|
|
|
#undef CONFIG_ENV_ADDR
|
|
|
|
#define CONFIG_ENV_IS_IN_FLASH
|
|
|
|
#define CONFIG_ENV_SECT_SIZE (256 * 1024)
|
|
|
|
#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_MONITOR_LEN)
|
|
|
|
#define CONFIG_ENV_OFFSET (CONFIG_ENV_ADDR)
|
|
|
|
#define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE)
|
|
|
|
#define CONFIG_ENV_SIZE_REDUND (CONFIG_SYS_MONITOR_LEN)
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/* USB */
|
|
|
|
#undef CONFIG_CMD_USB
|
|
|
|
|
|
|
|
#define CONFIG_GENERIC_MMC
|
|
|
|
|
|
|
|
/* Module stop status bits */
|
|
|
|
/* INTC-RT */
|
|
|
|
#define CONFIG_SMSTP0_ENA 0x00400000
|
|
|
|
/* SDHI0 */
|
|
|
|
#define CONFIG_SMSTP3_ENA 0x00004000
|
|
|
|
/* INTC-SYS, IRQC */
|
|
|
|
#define CONFIG_SMSTP4_ENA 0x00000180
|
|
|
|
/* SCIF0 */
|
|
|
|
#define CONFIG_SMSTP7_ENA 0x00200000
|
|
|
|
/* QSPI */
|
|
|
|
#define CONFIG_SMSTP9_ENA 0x00020000
|
|
|
|
/* SYS-DMAC0 */
|
|
|
|
#define CONFIG_RMSTP2_ENA 0x00080000
|
|
|
|
|
|
|
|
/* SDHI */
|
|
|
|
#define CONFIG_SH_SDHI_FREQ 97500000
|
2016-05-30 19:28:11 +00:00
|
|
|
#define HAVE_BLOCK_DEVICE
|
2016-04-12 08:11:41 +00:00
|
|
|
|
|
|
|
#endif /* __BLANCHE_H */
|