u-boot/arch/arm/mach-tegra/tegra20/warmboot_avp.h

/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * (C) Copyright 2010, 2011
 * NVIDIA Corporation <www.nvidia.com>
 */

#ifndef _WARMBOOT_AVP_H_
#define _WARMBOOT_AVP_H_

#define TEGRA_DEV_L			0
#define TEGRA_DEV_H			1
#define TEGRA_DEV_U			2

#define SIMPLE_PLLX			(CLOCK_ID_XCPU - CLOCK_ID_FIRST_SIMPLE)
#define SIMPLE_PLLE			(CLOCK_ID_EPCI - CLOCK_ID_FIRST_SIMPLE)

#define TIMER_USEC_CNTR			(NV_PA_TMRUS_BASE + 0)
#define TIMER_USEC_CFG			(NV_PA_TMRUS_BASE + 4)

#define USEC_CFG_DIVISOR_MASK		0xffff

#define CFG_CTL_TBE			(1 << 7)
#define CFG_CTL_JTAG			(1 << 6)

#define CPU_RST				(1 << 0)
#define CLK_ENB_CPU			(1 << 0)
#define SWR_TRIG_SYS_RST		(1 << 2)
#define SWR_CSITE_RST			(1 << 9)

#define PWRGATE_STATUS_CPU		(1 << 0)
#define PWRGATE_TOGGLE_PARTID_CPU	(0 << 0)
#define PWRGATE_TOGGLE_START		(1 << 8)

#define CPU_CMPLX_CPU_BRIDGE_CLKDIV_4	(3 << 0)
#define CPU_CMPLX_CPU0_CLK_STP_STOP	(1 << 8)
#define CPU_CMPLX_CPU0_CLK_STP_RUN	(0 << 8)
#define CPU_CMPLX_CPU1_CLK_STP_STOP	(1 << 9)
#define CPU_CMPLX_CPU1_CLK_STP_RUN	(0 << 9)

#define CPU_CMPLX_CPURESET0		(1 << 0)
#define CPU_CMPLX_CPURESET1		(1 << 1)
#define CPU_CMPLX_DERESET0		(1 << 4)
#define CPU_CMPLX_DERESET1		(1 << 5)
#define CPU_CMPLX_DBGRESET0		(1 << 12)
#define CPU_CMPLX_DBGRESET1		(1 << 13)

#define PLLM_OUT1_RSTN_RESET_DISABLE	(1 << 0)
#define PLLM_OUT1_CLKEN_ENABLE		(1 << 1)
#define PLLM_OUT1_RATIO_VAL_8		(8 << 8)

#define SCLK_SYS_STATE_IDLE		(1 << 28)
#define SCLK_SWAKE_FIQ_SRC_PLLM_OUT1	(7 << 12)
#define SCLK_SWAKE_IRQ_SRC_PLLM_OUT1	(7 << 8)
#define SCLK_SWAKE_RUN_SRC_PLLM_OUT1	(7 << 4)
#define SCLK_SWAKE_IDLE_SRC_PLLM_OUT1	(7 << 0)

#define EVENT_ZERO_VAL_20		(20 << 0)
#define EVENT_MSEC			(1 << 24)
#define EVENT_JTAG			(1 << 28)
#define EVENT_MODE_STOP			(2 << 29)

#define CCLK_PLLP_BURST_POLICY		0x20004444

#endif
SPDX: Convert all of our single license tags to Linux Kernel style When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com> 2018-05-06 21:58:06 +00:00			`/* SPDX-License-Identifier: GPL-2.0+ */`
tegra: Add warmboot implementation Add code to set up the warm boot area in the Tegra CPU ready for a resume after suspend. Signed-off-by: Yen Lin <yelin@nvidia.com> Signed-off-by: Simon Glass <sjg@chromium.org> Signed-off-by: Tom Warren <twarren@nvidia.com> 2012-04-10 05:17:02 +00:00			`/*`
			`* (C) Copyright 2010, 2011`
			`* NVIDIA Corporation <www.nvidia.com>`
			`*/`

			`#ifndef _WARMBOOT_AVP_H_`
			`#define _WARMBOOT_AVP_H_`

			`#define TEGRA_DEV_L 0`
			`#define TEGRA_DEV_H 1`
			`#define TEGRA_DEV_U 2`

			`#define SIMPLE_PLLX (CLOCK_ID_XCPU - CLOCK_ID_FIRST_SIMPLE)`
			`#define SIMPLE_PLLE (CLOCK_ID_EPCI - CLOCK_ID_FIRST_SIMPLE)`

			`#define TIMER_USEC_CNTR (NV_PA_TMRUS_BASE + 0)`
			`#define TIMER_USEC_CFG (NV_PA_TMRUS_BASE + 4)`

			`#define USEC_CFG_DIVISOR_MASK 0xffff`

global: Finish CONFIG -> CFG migration At this point, the remaining places where we have a symbol that is defined as CONFIG_... are in fairly odd locations. While as much dead code has been removed as possible, some of these locations are simply less obvious at first. In other cases, this code is used, but was defined in such a way as to have been missed by earlier checks. Perform a rename of all such remaining symbols to be CFG_... rather than CONFIG_... Signed-off-by: Tom Rini <trini@konsulko.com> Reviewed-by: Simon Glass <sjg@chromium.org> 2023-01-10 16:19:45 +00:00			`#define CFG_CTL_TBE (1 << 7)`
			`#define CFG_CTL_JTAG (1 << 6)`
tegra: Add warmboot implementation Add code to set up the warm boot area in the Tegra CPU ready for a resume after suspend. Signed-off-by: Yen Lin <yelin@nvidia.com> Signed-off-by: Simon Glass <sjg@chromium.org> Signed-off-by: Tom Warren <twarren@nvidia.com> 2012-04-10 05:17:02 +00:00
			`#define CPU_RST (1 << 0)`
			`#define CLK_ENB_CPU (1 << 0)`
			`#define SWR_TRIG_SYS_RST (1 << 2)`
			`#define SWR_CSITE_RST (1 << 9)`

			`#define PWRGATE_STATUS_CPU (1 << 0)`
			`#define PWRGATE_TOGGLE_PARTID_CPU (0 << 0)`
			`#define PWRGATE_TOGGLE_START (1 << 8)`

			`#define CPU_CMPLX_CPU_BRIDGE_CLKDIV_4 (3 << 0)`
			`#define CPU_CMPLX_CPU0_CLK_STP_STOP (1 << 8)`
			`#define CPU_CMPLX_CPU0_CLK_STP_RUN (0 << 8)`
			`#define CPU_CMPLX_CPU1_CLK_STP_STOP (1 << 9)`
			`#define CPU_CMPLX_CPU1_CLK_STP_RUN (0 << 9)`

			`#define CPU_CMPLX_CPURESET0 (1 << 0)`
			`#define CPU_CMPLX_CPURESET1 (1 << 1)`
			`#define CPU_CMPLX_DERESET0 (1 << 4)`
			`#define CPU_CMPLX_DERESET1 (1 << 5)`
			`#define CPU_CMPLX_DBGRESET0 (1 << 12)`
			`#define CPU_CMPLX_DBGRESET1 (1 << 13)`

			`#define PLLM_OUT1_RSTN_RESET_DISABLE (1 << 0)`
			`#define PLLM_OUT1_CLKEN_ENABLE (1 << 1)`
			`#define PLLM_OUT1_RATIO_VAL_8 (8 << 8)`

			`#define SCLK_SYS_STATE_IDLE (1 << 28)`
			`#define SCLK_SWAKE_FIQ_SRC_PLLM_OUT1 (7 << 12)`
			`#define SCLK_SWAKE_IRQ_SRC_PLLM_OUT1 (7 << 8)`
			`#define SCLK_SWAKE_RUN_SRC_PLLM_OUT1 (7 << 4)`
			`#define SCLK_SWAKE_IDLE_SRC_PLLM_OUT1 (7 << 0)`

			`#define EVENT_ZERO_VAL_20 (20 << 0)`
			`#define EVENT_MSEC (1 << 24)`
			`#define EVENT_JTAG (1 << 28)`
			`#define EVENT_MODE_STOP (2 << 29)`

			`#define CCLK_PLLP_BURST_POLICY 0x20004444`

			`#endif`