2018-07-17 20:02:30 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
|
|
/*
|
|
|
|
* Copyright 2011 Freescale Semiconductor, Inc.
|
2020-03-16 13:35:59 +00:00
|
|
|
* Copyright 2020 NXP
|
2018-07-17 20:02:30 +00:00
|
|
|
* Andy Fleming <afleming@gmail.com>
|
|
|
|
*
|
|
|
|
* This file pretty much stolen from Linux's mii.h/ethtool.h/phy.h
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef _PHY_INTERFACE_H
|
|
|
|
#define _PHY_INTERFACE_H
|
|
|
|
|
2020-07-19 16:15:39 +00:00
|
|
|
#include <string.h>
|
|
|
|
|
2018-07-17 20:02:30 +00:00
|
|
|
typedef enum {
|
2022-04-06 22:33:04 +00:00
|
|
|
PHY_INTERFACE_MODE_NA, /* don't touch */
|
2023-03-21 17:25:54 +00:00
|
|
|
PHY_INTERFACE_MODE_INTERNAL,
|
2018-07-17 20:02:30 +00:00
|
|
|
PHY_INTERFACE_MODE_MII,
|
|
|
|
PHY_INTERFACE_MODE_GMII,
|
|
|
|
PHY_INTERFACE_MODE_SGMII,
|
|
|
|
PHY_INTERFACE_MODE_TBI,
|
2023-03-21 17:25:54 +00:00
|
|
|
PHY_INTERFACE_MODE_REVMII,
|
2018-07-17 20:02:30 +00:00
|
|
|
PHY_INTERFACE_MODE_RMII,
|
2023-03-21 17:25:54 +00:00
|
|
|
PHY_INTERFACE_MODE_REVRMII,
|
2018-07-17 20:02:30 +00:00
|
|
|
PHY_INTERFACE_MODE_RGMII,
|
|
|
|
PHY_INTERFACE_MODE_RGMII_ID,
|
|
|
|
PHY_INTERFACE_MODE_RGMII_RXID,
|
|
|
|
PHY_INTERFACE_MODE_RGMII_TXID,
|
|
|
|
PHY_INTERFACE_MODE_RTBI,
|
2023-03-21 17:25:54 +00:00
|
|
|
PHY_INTERFACE_MODE_SMII,
|
|
|
|
PHY_INTERFACE_MODE_XGMII,
|
|
|
|
PHY_INTERFACE_MODE_XLGMII,
|
|
|
|
PHY_INTERFACE_MODE_MOCA,
|
|
|
|
PHY_INTERFACE_MODE_QSGMII,
|
|
|
|
PHY_INTERFACE_MODE_TRGMII,
|
|
|
|
PHY_INTERFACE_MODE_100BASEX,
|
2021-05-03 06:08:44 +00:00
|
|
|
PHY_INTERFACE_MODE_1000BASEX,
|
|
|
|
PHY_INTERFACE_MODE_2500BASEX,
|
2023-03-21 17:25:53 +00:00
|
|
|
PHY_INTERFACE_MODE_5GBASER,
|
2023-03-21 17:25:54 +00:00
|
|
|
PHY_INTERFACE_MODE_RXAUI,
|
|
|
|
PHY_INTERFACE_MODE_XAUI,
|
|
|
|
/* 10GBASE-R, XFI, SFI - single lane 10G Serdes */
|
|
|
|
PHY_INTERFACE_MODE_10GBASER,
|
|
|
|
PHY_INTERFACE_MODE_25GBASER,
|
|
|
|
PHY_INTERFACE_MODE_USXGMII,
|
|
|
|
/* 10GBASE-KR - with Clause 73 AN */
|
|
|
|
PHY_INTERFACE_MODE_10GKR,
|
|
|
|
PHY_INTERFACE_MODE_QUSGMII,
|
|
|
|
PHY_INTERFACE_MODE_1000BASEKX,
|
|
|
|
#if defined(CONFIG_ARCH_LX2160A) || defined(CONFIG_ARCH_LX2162A)
|
|
|
|
/* LX2160A SERDES modes */
|
2018-08-27 09:45:19 +00:00
|
|
|
PHY_INTERFACE_MODE_25G_AUI,
|
|
|
|
PHY_INTERFACE_MODE_XLAUI,
|
|
|
|
PHY_INTERFACE_MODE_CAUI2,
|
|
|
|
PHY_INTERFACE_MODE_CAUI4,
|
2023-03-21 17:25:54 +00:00
|
|
|
#endif
|
|
|
|
#if defined(CONFIG_PHY_NCSI)
|
2019-06-18 01:37:18 +00:00
|
|
|
PHY_INTERFACE_MODE_NCSI,
|
2023-03-21 17:25:54 +00:00
|
|
|
#endif
|
2022-04-06 22:33:02 +00:00
|
|
|
PHY_INTERFACE_MODE_MAX,
|
2018-07-17 20:02:30 +00:00
|
|
|
} phy_interface_t;
|
|
|
|
|
|
|
|
static const char * const phy_interface_strings[] = {
|
2023-03-21 17:25:54 +00:00
|
|
|
[PHY_INTERFACE_MODE_NA] = "",
|
|
|
|
[PHY_INTERFACE_MODE_INTERNAL] = "internal",
|
2018-07-17 20:02:30 +00:00
|
|
|
[PHY_INTERFACE_MODE_MII] = "mii",
|
|
|
|
[PHY_INTERFACE_MODE_GMII] = "gmii",
|
|
|
|
[PHY_INTERFACE_MODE_SGMII] = "sgmii",
|
|
|
|
[PHY_INTERFACE_MODE_TBI] = "tbi",
|
2023-03-21 17:25:54 +00:00
|
|
|
[PHY_INTERFACE_MODE_REVMII] = "rev-mii",
|
2018-07-17 20:02:30 +00:00
|
|
|
[PHY_INTERFACE_MODE_RMII] = "rmii",
|
2023-03-21 17:25:54 +00:00
|
|
|
[PHY_INTERFACE_MODE_REVRMII] = "rev-rmii",
|
2018-07-17 20:02:30 +00:00
|
|
|
[PHY_INTERFACE_MODE_RGMII] = "rgmii",
|
|
|
|
[PHY_INTERFACE_MODE_RGMII_ID] = "rgmii-id",
|
|
|
|
[PHY_INTERFACE_MODE_RGMII_RXID] = "rgmii-rxid",
|
|
|
|
[PHY_INTERFACE_MODE_RGMII_TXID] = "rgmii-txid",
|
|
|
|
[PHY_INTERFACE_MODE_RTBI] = "rtbi",
|
2023-03-21 17:25:54 +00:00
|
|
|
[PHY_INTERFACE_MODE_SMII] = "smii",
|
|
|
|
[PHY_INTERFACE_MODE_XGMII] = "xgmii",
|
|
|
|
[PHY_INTERFACE_MODE_XLGMII] = "xlgmii",
|
|
|
|
[PHY_INTERFACE_MODE_MOCA] = "moca",
|
|
|
|
[PHY_INTERFACE_MODE_QSGMII] = "qsgmii",
|
|
|
|
[PHY_INTERFACE_MODE_TRGMII] = "trgmii",
|
2021-05-03 06:08:44 +00:00
|
|
|
[PHY_INTERFACE_MODE_1000BASEX] = "1000base-x",
|
2023-03-21 17:25:54 +00:00
|
|
|
[PHY_INTERFACE_MODE_1000BASEKX] = "1000base-kx",
|
2021-05-03 06:08:44 +00:00
|
|
|
[PHY_INTERFACE_MODE_2500BASEX] = "2500base-x",
|
2023-03-21 17:25:53 +00:00
|
|
|
[PHY_INTERFACE_MODE_5GBASER] = "5gbase-r",
|
2023-03-21 17:25:54 +00:00
|
|
|
[PHY_INTERFACE_MODE_RXAUI] = "rxaui",
|
|
|
|
[PHY_INTERFACE_MODE_XAUI] = "xaui",
|
|
|
|
[PHY_INTERFACE_MODE_10GBASER] = "10gbase-r",
|
|
|
|
[PHY_INTERFACE_MODE_25GBASER] = "25gbase-r",
|
|
|
|
[PHY_INTERFACE_MODE_USXGMII] = "usxgmii",
|
|
|
|
[PHY_INTERFACE_MODE_10GKR] = "10gbase-kr",
|
|
|
|
[PHY_INTERFACE_MODE_100BASEX] = "100base-x",
|
|
|
|
[PHY_INTERFACE_MODE_QUSGMII] = "qusgmii",
|
|
|
|
#if defined(CONFIG_ARCH_LX2160A) || defined(CONFIG_ARCH_LX2162A)
|
|
|
|
/* LX2160A SERDES modes */
|
2018-08-27 09:45:19 +00:00
|
|
|
[PHY_INTERFACE_MODE_25G_AUI] = "25g-aui",
|
|
|
|
[PHY_INTERFACE_MODE_XLAUI] = "xlaui4",
|
|
|
|
[PHY_INTERFACE_MODE_CAUI2] = "caui2",
|
|
|
|
[PHY_INTERFACE_MODE_CAUI4] = "caui4",
|
2023-03-21 17:25:54 +00:00
|
|
|
#endif
|
|
|
|
#if defined(CONFIG_PHY_NCSI)
|
2019-06-18 01:37:18 +00:00
|
|
|
[PHY_INTERFACE_MODE_NCSI] = "NC-SI",
|
2023-03-21 17:25:54 +00:00
|
|
|
#endif
|
2018-07-17 20:02:30 +00:00
|
|
|
};
|
|
|
|
|
2020-03-16 13:35:59 +00:00
|
|
|
/* Backplane modes:
|
|
|
|
* are considered a sub-type of phy_interface_t: XGMII
|
|
|
|
* and are specified in "phy-connection-type" with one of the following strings
|
|
|
|
*/
|
|
|
|
static const char * const backplane_mode_strings[] = {
|
|
|
|
"10gbase-kr",
|
|
|
|
"40gbase-kr4",
|
|
|
|
};
|
|
|
|
|
2018-07-17 20:02:30 +00:00
|
|
|
static inline const char *phy_string_for_interface(phy_interface_t i)
|
|
|
|
{
|
|
|
|
/* Default to unknown */
|
2022-05-10 22:49:10 +00:00
|
|
|
if (i >= PHY_INTERFACE_MODE_MAX)
|
2022-04-06 22:33:03 +00:00
|
|
|
i = PHY_INTERFACE_MODE_NA;
|
2018-07-17 20:02:30 +00:00
|
|
|
|
|
|
|
return phy_interface_strings[i];
|
|
|
|
}
|
|
|
|
|
2020-03-16 13:35:59 +00:00
|
|
|
static inline bool is_backplane_mode(const char *phyconn)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
|
|
|
|
if (!phyconn)
|
|
|
|
return false;
|
|
|
|
for (i = 0; i < ARRAY_SIZE(backplane_mode_strings); i++) {
|
|
|
|
if (!strcmp(phyconn, backplane_mode_strings[i]))
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2018-07-17 20:02:30 +00:00
|
|
|
#endif /* _PHY_INTERFACE_H */
|