u-boot/include/versalpl.h

/* SPDX-License-Identifier: GPL-2.0 */
/*
 * (C) Copyright 2019 Xilinx, Inc,
 * Siva Durga Prasad Paladugu <siva.durga.prasad.paladugu@amd.com>>
 */

#ifndef _VERSALPL_H_
#define _VERSALPL_H_

#include <xilinx.h>

#define VERSAL_PM_LOAD_PDI	0x701
#define VERSAL_PM_PDI_TYPE	0xF

extern struct xilinx_fpga_op versal_op;

#endif /* _VERSALPL_H_ */
arm64: versal: fpga: Add PL bit stream load support This patch adds PL bitstream load support for Versal platform. The PL bitstream is loaded by making an SMC to ATF which in turn communicates with platform firmware which configures and loads PL bitstream on to PL. Signed-off-by: Siva Durga Prasad Paladugu <siva.durga.paladugu@xilinx.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com> 2019-08-05 10:24:59 +00:00			`/* SPDX-License-Identifier: GPL-2.0 */`
			`/*`
			`* (C) Copyright 2019 Xilinx, Inc,`
arm64: zynqmp: Switch to amd.com emails Update my and DPs email address to match current setup. Signed-off-by: Michal Simek <michal.simek@amd.com> Link: https://lore.kernel.org/r/aba5b19b9c5a95608829e86ad5cc4671c940f1bb.1688992543.git.michal.simek@amd.com 2023-07-10 12:35:49 +00:00			`* Siva Durga Prasad Paladugu <siva.durga.prasad.paladugu@amd.com>>`
arm64: versal: fpga: Add PL bit stream load support This patch adds PL bitstream load support for Versal platform. The PL bitstream is loaded by making an SMC to ATF which in turn communicates with platform firmware which configures and loads PL bitstream on to PL. Signed-off-by: Siva Durga Prasad Paladugu <siva.durga.paladugu@xilinx.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com> 2019-08-05 10:24:59 +00:00			`*/`

			`#ifndef _VERSALPL_H_`
			`#define _VERSALPL_H_`

			`#include <xilinx.h>`

			`#define VERSAL_PM_LOAD_PDI 0x701`
			`#define VERSAL_PM_PDI_TYPE 0xF`

			`extern struct xilinx_fpga_op versal_op;`

			`#endif /* _VERSALPL_H_ */`