2016-09-26 15:09:26 +00:00
|
|
|
config ARCH_LS1012A
|
2016-10-04 21:31:47 +00:00
|
|
|
bool
|
2016-10-04 21:31:48 +00:00
|
|
|
select FSL_LSCH2
|
2016-09-26 15:09:26 +00:00
|
|
|
select SYS_FSL_MMDC
|
2016-09-26 15:09:27 +00:00
|
|
|
select SYS_FSL_ERRATUM_A010315
|
|
|
|
|
|
|
|
config ARCH_LS1043A
|
2016-10-04 21:31:47 +00:00
|
|
|
bool
|
2016-10-04 21:31:48 +00:00
|
|
|
select FSL_LSCH2
|
2016-09-26 15:09:27 +00:00
|
|
|
select SYS_FSL_ERRATUM_A010315
|
2016-09-29 04:42:44 +00:00
|
|
|
select SYS_FSL_ERRATUM_A010539
|
2016-09-26 15:09:26 +00:00
|
|
|
|
2016-09-26 15:09:24 +00:00
|
|
|
config ARCH_LS1046A
|
2016-10-04 21:31:47 +00:00
|
|
|
bool
|
2016-10-04 21:31:48 +00:00
|
|
|
select FSL_LSCH2
|
2016-09-29 04:42:44 +00:00
|
|
|
select SYS_FSL_ERRATUM_A010539
|
2016-10-05 01:01:34 +00:00
|
|
|
select SYS_FSL_SRDS_2
|
2016-09-26 15:09:26 +00:00
|
|
|
|
2016-10-04 21:31:47 +00:00
|
|
|
config ARCH_LS2080A
|
|
|
|
bool
|
2016-10-04 21:31:48 +00:00
|
|
|
select FSL_LSCH3
|
2016-10-05 01:01:34 +00:00
|
|
|
select SYS_FSL_HAS_DP_DDR
|
|
|
|
select SYS_FSL_SRDS_2
|
2016-10-04 21:31:48 +00:00
|
|
|
|
|
|
|
config FSL_LSCH2
|
|
|
|
bool
|
2016-10-05 01:01:34 +00:00
|
|
|
select SYS_FSL_SRDS_1
|
|
|
|
select SYS_HAS_SERDES
|
2016-10-04 21:31:48 +00:00
|
|
|
|
|
|
|
config FSL_LSCH3
|
|
|
|
bool
|
2016-10-05 01:01:34 +00:00
|
|
|
select SYS_FSL_SRDS_1
|
|
|
|
select SYS_HAS_SERDES
|
2016-10-04 21:31:48 +00:00
|
|
|
|
|
|
|
menu "Layerscape architecture"
|
|
|
|
depends on FSL_LSCH2 || FSL_LSCH3
|
2016-10-04 21:31:47 +00:00
|
|
|
|
2016-09-26 15:09:26 +00:00
|
|
|
config SYS_FSL_MMDC
|
2016-10-04 21:31:47 +00:00
|
|
|
bool
|
2016-09-26 15:09:27 +00:00
|
|
|
|
|
|
|
config SYS_FSL_ERRATUM_A010315
|
|
|
|
bool "Workaround for PCIe erratum A010315"
|
2016-09-29 04:42:44 +00:00
|
|
|
|
|
|
|
config SYS_FSL_ERRATUM_A010539
|
|
|
|
bool "Workaround for PIN MUX erratum A010539"
|
2016-10-04 21:31:48 +00:00
|
|
|
|
2016-10-04 21:45:01 +00:00
|
|
|
config MAX_CPUS
|
|
|
|
int "Maximum number of CPUs permitted for Layerscape"
|
|
|
|
default 4 if ARCH_LS1043A
|
|
|
|
default 4 if ARCH_LS1046A
|
|
|
|
default 16 if ARCH_LS2080A
|
|
|
|
default 1
|
|
|
|
help
|
|
|
|
Set this number to the maximum number of possible CPUs in the SoC.
|
|
|
|
SoCs may have multiple clusters with each cluster may have multiple
|
|
|
|
ports. If some ports are reserved but higher ports are used for
|
|
|
|
cores, count the reserved ports. This will allocate enough memory
|
|
|
|
in spin table to properly handle all cores.
|
|
|
|
|
2016-10-04 21:46:50 +00:00
|
|
|
config NUM_DDR_CONTROLLERS
|
|
|
|
int "Maximum DDR controllers"
|
|
|
|
default 3 if ARCH_LS2080A
|
|
|
|
default 1
|
|
|
|
|
2016-10-04 21:45:54 +00:00
|
|
|
config SYS_FSL_IFC_BANK_COUNT
|
|
|
|
int "Maximum banks of Integrated flash controller"
|
|
|
|
depends on ARCH_LS1043A || ARCH_LS1046A || ARCH_LS2080A
|
|
|
|
default 4 if ARCH_LS1043A
|
|
|
|
default 4 if ARCH_LS1046A
|
|
|
|
default 8 if ARCH_LS2080A
|
|
|
|
|
2016-10-04 21:46:50 +00:00
|
|
|
config SYS_FSL_HAS_DP_DDR
|
|
|
|
bool
|
|
|
|
|
2016-10-05 01:01:34 +00:00
|
|
|
config SYS_FSL_SRDS_1
|
|
|
|
bool
|
|
|
|
|
|
|
|
config SYS_FSL_SRDS_2
|
|
|
|
bool
|
|
|
|
|
|
|
|
config SYS_HAS_SERDES
|
|
|
|
bool
|
|
|
|
|
2016-10-04 21:31:48 +00:00
|
|
|
endmenu
|