2016-05-17 12:03:25 +00:00
|
|
|
/*
|
|
|
|
* Device Tree Include file for Marvell Armada 37xx family of SoCs.
|
|
|
|
*
|
|
|
|
* Copyright (C) 2016 Marvell
|
|
|
|
*
|
|
|
|
* Gregory CLEMENT <gregory.clement@free-electrons.com>
|
|
|
|
*
|
|
|
|
* This file is dual-licensed: you can use it either under the terms
|
|
|
|
* of the GPL or the X11 license, at your option. Note that this dual
|
|
|
|
* licensing only applies to this file, and not this project as a
|
|
|
|
* whole.
|
|
|
|
*
|
|
|
|
* a) This file is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License as
|
|
|
|
* published by the Free Software Foundation; either version 2 of the
|
|
|
|
* License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This file is distributed in the hope that it will be useful
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* Or, alternatively
|
|
|
|
*
|
|
|
|
* b) Permission is hereby granted, free of charge, to any person
|
|
|
|
* obtaining a copy of this software and associated documentation
|
|
|
|
* files (the "Software"), to deal in the Software without
|
|
|
|
* restriction, including without limitation the rights to use
|
|
|
|
* copy, modify, merge, publish, distribute, sublicense, and/or
|
|
|
|
* sell copies of the Software, and to permit persons to whom the
|
|
|
|
* Software is furnished to do so, subject to the following
|
|
|
|
* conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be
|
|
|
|
* included in all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED , WITHOUT WARRANTY OF ANY KIND
|
|
|
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
|
|
|
|
* OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
|
|
|
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
|
|
|
|
* HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY
|
|
|
|
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
2016-08-26 11:10:45 +00:00
|
|
|
#include <dt-bindings/comphy/comphy_data.h>
|
2016-05-17 12:03:25 +00:00
|
|
|
|
|
|
|
/ {
|
|
|
|
model = "Marvell Armada 37xx SoC";
|
|
|
|
compatible = "marvell,armada3700";
|
|
|
|
interrupt-parent = <&gic>;
|
|
|
|
#address-cells = <2>;
|
|
|
|
#size-cells = <2>;
|
|
|
|
|
|
|
|
aliases {
|
|
|
|
serial0 = &uart0;
|
|
|
|
};
|
|
|
|
|
|
|
|
cpus {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
cpu@0 {
|
|
|
|
device_type = "cpu";
|
|
|
|
compatible = "arm,cortex-a53", "arm,armv8";
|
|
|
|
reg = <0>;
|
|
|
|
enable-method = "psci";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
psci {
|
|
|
|
compatible = "arm,psci-0.2";
|
|
|
|
method = "smc";
|
|
|
|
};
|
|
|
|
|
|
|
|
timer {
|
|
|
|
compatible = "arm,armv8-timer";
|
|
|
|
interrupts = <GIC_PPI 13
|
|
|
|
(GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_HIGH)>,
|
|
|
|
<GIC_PPI 14
|
|
|
|
(GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_HIGH)>,
|
|
|
|
<GIC_PPI 11
|
|
|
|
(GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_HIGH)>,
|
|
|
|
<GIC_PPI 10
|
|
|
|
(GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_HIGH)>;
|
|
|
|
};
|
|
|
|
|
|
|
|
soc {
|
|
|
|
compatible = "simple-bus";
|
|
|
|
#address-cells = <2>;
|
|
|
|
#size-cells = <2>;
|
|
|
|
ranges;
|
|
|
|
|
|
|
|
internal-regs {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
compatible = "simple-bus";
|
|
|
|
/* 32M internal register @ 0xd000_0000 */
|
|
|
|
ranges = <0x0 0x0 0xd0000000 0x2000000>;
|
|
|
|
|
|
|
|
uart0: serial@12000 {
|
|
|
|
compatible = "marvell,armada-3700-uart";
|
|
|
|
reg = <0x12000 0x400>;
|
|
|
|
interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2017-05-09 11:35:32 +00:00
|
|
|
pinctrl_nb: pinctrl-nb@13800 {
|
|
|
|
compatible = "marvell,armada3710-nb-pinctrl",
|
|
|
|
"syscon", "simple-mfd";
|
|
|
|
reg = <0x13800 0x100>, <0x13C00 0x20>;
|
|
|
|
gpionb: gpionb {
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
gpio-ranges = <&pinctrl_nb 0 0 36>;
|
|
|
|
gpio-controller;
|
|
|
|
interrupts =
|
|
|
|
<GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
|
|
|
|
};
|
2017-05-09 11:35:22 +00:00
|
|
|
|
|
|
|
spi_quad_pins: spi-quad-pins {
|
|
|
|
groups = "spi_quad";
|
|
|
|
function = "spi";
|
|
|
|
};
|
|
|
|
|
|
|
|
i2c1_pins: i2c1-pins {
|
|
|
|
groups = "i2c1";
|
|
|
|
function = "i2c";
|
|
|
|
};
|
|
|
|
|
|
|
|
i2c2_pins: i2c2-pins {
|
|
|
|
groups = "i2c2";
|
|
|
|
function = "i2c";
|
|
|
|
};
|
|
|
|
|
|
|
|
uart1_pins: uart1-pins {
|
|
|
|
groups = "uart1";
|
|
|
|
function = "uart";
|
|
|
|
};
|
|
|
|
|
|
|
|
uart2_pins: uart2-pins {
|
|
|
|
groups = "uart2";
|
|
|
|
function = "uart";
|
|
|
|
};
|
2017-05-09 11:35:32 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_sb: pinctrl-sb@18800 {
|
|
|
|
compatible = "marvell,armada3710-sb-pinctrl",
|
|
|
|
"syscon", "simple-mfd";
|
|
|
|
reg = <0x18800 0x100>, <0x18C00 0x20>;
|
|
|
|
gpiosb: gpiosb {
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
gpio-ranges = <&pinctrl_sb 0 0 29>;
|
|
|
|
gpio-controller;
|
|
|
|
interrupts =
|
|
|
|
<GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 159 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 158 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
};
|
2017-05-09 11:35:22 +00:00
|
|
|
|
|
|
|
rgmii_pins: mii-pins {
|
|
|
|
groups = "rgmii";
|
|
|
|
function = "mii";
|
|
|
|
};
|
|
|
|
|
2017-05-09 11:35:32 +00:00
|
|
|
};
|
|
|
|
|
2016-05-17 12:03:25 +00:00
|
|
|
usb3: usb@58000 {
|
|
|
|
compatible = "marvell,armada3700-xhci",
|
|
|
|
"generic-xhci";
|
|
|
|
reg = <0x58000 0x4000>;
|
|
|
|
interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-08-26 11:50:41 +00:00
|
|
|
usb2: usb@5e000 {
|
|
|
|
compatible = "marvell,armada3700-ehci";
|
|
|
|
reg = <0x5e000 0x450>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-05-17 12:03:25 +00:00
|
|
|
xor@60900 {
|
|
|
|
compatible = "marvell,armada-3700-xor";
|
|
|
|
reg = <0x60900 0x100
|
|
|
|
0x60b00 0x100>;
|
|
|
|
|
|
|
|
xor10 {
|
|
|
|
interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
};
|
|
|
|
xor11 {
|
|
|
|
interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2016-12-09 14:10:31 +00:00
|
|
|
sdhci0: sdhci@d0000 {
|
|
|
|
compatible = "marvell,armada-3700-sdhci",
|
|
|
|
"marvell,sdhci-xenon";
|
|
|
|
reg = <0xd0000 0x300
|
|
|
|
0x1e808 0x4>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
sdhci1: sdhci@d8000 {
|
|
|
|
compatible = "marvell,armada-3700-sdhci",
|
|
|
|
"marvell,sdhci-xenon";
|
|
|
|
reg = <0xd8000 0x300
|
|
|
|
0x17808 0x4>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-05-17 12:03:25 +00:00
|
|
|
sata: sata@e0000 {
|
|
|
|
compatible = "marvell,armada-3700-ahci";
|
|
|
|
reg = <0xe0000 0x2000>;
|
|
|
|
interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
gic: interrupt-controller@1d00000 {
|
|
|
|
compatible = "arm,gic-v3";
|
|
|
|
#interrupt-cells = <3>;
|
|
|
|
interrupt-controller;
|
|
|
|
reg = <0x1d00000 0x10000>, /* GICD */
|
|
|
|
<0x1d40000 0x40000>; /* GICR */
|
|
|
|
};
|
2016-05-19 08:41:01 +00:00
|
|
|
|
2016-05-19 15:45:20 +00:00
|
|
|
eth0: neta@30000 {
|
|
|
|
compatible = "marvell,armada-3700-neta";
|
|
|
|
reg = <0x30000 0x20>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
eth1: neta@40000 {
|
|
|
|
compatible = "marvell,armada-3700-neta";
|
|
|
|
reg = <0x40000 0x20>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-07-21 09:34:32 +00:00
|
|
|
i2c0: i2c@11000 {
|
|
|
|
compatible = "marvell,armada-3700-i2c";
|
|
|
|
reg = <0x11000 0x100>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-05-19 08:41:01 +00:00
|
|
|
spi0: spi@10600 {
|
|
|
|
compatible = "marvell,armada-3700-spi";
|
|
|
|
reg = <0x10600 0x50>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-frequency = <160000>;
|
|
|
|
spi-max-frequency = <40000>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
2016-08-26 11:10:45 +00:00
|
|
|
|
2017-02-16 11:52:25 +00:00
|
|
|
pinctl0: pinctl@13830 { /* north bridge */
|
|
|
|
compatible = "marvell,armada-3700-pinctl";
|
|
|
|
bank-name = "armada-3700-nb";
|
|
|
|
reg = <0x13830 0x4>;
|
|
|
|
pin-count = <36>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctl1: pinctl@18830 { /* south bridge */
|
|
|
|
compatible = "marvell,armada-3700-pinctl";
|
|
|
|
bank-name = "armada-3700-sb";
|
|
|
|
reg = <0x18830 0x4>;
|
|
|
|
pin-count = <30>;
|
|
|
|
};
|
|
|
|
|
2016-08-26 11:10:45 +00:00
|
|
|
comphy: comphy@18300 {
|
|
|
|
compatible = "marvell,mvebu-comphy", "marvell,comphy-armada-3700";
|
|
|
|
reg = <0x18300 0x28>,
|
|
|
|
<0x1f300 0x3d000>;
|
|
|
|
mux-bitcount = <1>;
|
|
|
|
max-lanes = <2>;
|
|
|
|
};
|
2016-05-17 12:03:25 +00:00
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|