2020-07-01 09:28:42 +00:00
|
|
|
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
|
|
/*
|
|
|
|
* Copyright (c) 2020 Theobroma Systems Design und Consulting GmbH
|
|
|
|
*/
|
|
|
|
|
2022-09-02 13:10:52 +00:00
|
|
|
#include "rockchip-u-boot.dtsi"
|
|
|
|
|
2020-07-01 09:28:42 +00:00
|
|
|
/ {
|
|
|
|
chosen {
|
|
|
|
u-boot,spl-boot-order = &sdmmc;
|
|
|
|
};
|
2021-08-05 08:27:52 +00:00
|
|
|
|
|
|
|
aliases {
|
|
|
|
i2c0 = &i2c0;
|
|
|
|
i2c1 = &i2c1;
|
|
|
|
mmc0 = &sdmmc;
|
|
|
|
serial1 = &uart1;
|
|
|
|
serial2 = &uart2;
|
|
|
|
spi0 = &sfc;
|
|
|
|
};
|
2021-08-25 16:23:57 +00:00
|
|
|
|
2021-11-15 17:38:19 +00:00
|
|
|
dmc {
|
2023-02-13 15:56:33 +00:00
|
|
|
bootph-all;
|
2021-11-15 17:38:19 +00:00
|
|
|
compatible = "rockchip,px30-dmc", "syscon";
|
|
|
|
reg = <0x0 0xff2a0000 0x0 0x1000>;
|
|
|
|
};
|
|
|
|
|
2021-08-25 16:23:57 +00:00
|
|
|
rng: rng@ff0b0000 {
|
|
|
|
compatible = "rockchip,cryptov2-rng";
|
|
|
|
reg = <0x0 0xff0b0000 0x0 0x4000>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
2020-07-01 09:28:42 +00:00
|
|
|
};
|
|
|
|
|
2021-08-05 16:48:48 +00:00
|
|
|
/* U-Boot clk driver for px30 cannot set GPU_CLK */
|
2020-07-01 09:28:42 +00:00
|
|
|
&cru {
|
2023-02-13 15:56:33 +00:00
|
|
|
bootph-all;
|
2021-08-05 16:48:48 +00:00
|
|
|
assigned-clocks = <&cru PLL_NPLL>,
|
|
|
|
<&cru ACLK_BUS_PRE>, <&cru ACLK_PERI_PRE>,
|
|
|
|
<&cru HCLK_BUS_PRE>, <&cru HCLK_PERI_PRE>,
|
|
|
|
<&cru PCLK_BUS_PRE>, <&cru PLL_CPLL>;
|
|
|
|
|
|
|
|
assigned-clock-rates = <1188000000>,
|
|
|
|
<200000000>, <200000000>,
|
|
|
|
<150000000>, <150000000>,
|
|
|
|
<100000000>, <17000000>;
|
2020-07-01 09:28:42 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
&gpio0 {
|
2023-02-13 15:56:33 +00:00
|
|
|
bootph-all;
|
2020-07-01 09:28:42 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
&gpio1 {
|
2023-02-13 15:56:33 +00:00
|
|
|
bootph-all;
|
2020-07-01 09:28:42 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
&gpio2 {
|
2023-02-13 15:56:33 +00:00
|
|
|
bootph-all;
|
2020-07-01 09:28:42 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
&gpio3 {
|
2023-02-13 15:56:33 +00:00
|
|
|
bootph-all;
|
2020-07-01 09:28:42 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
&grf {
|
2023-02-13 15:56:33 +00:00
|
|
|
bootph-all;
|
2020-07-01 09:28:42 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
&pmucru {
|
2023-02-13 15:56:33 +00:00
|
|
|
bootph-all;
|
2020-07-01 09:28:42 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
&pmugrf {
|
2023-02-13 15:56:33 +00:00
|
|
|
bootph-all;
|
2020-07-01 09:28:42 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
&saradc {
|
2023-02-13 15:56:33 +00:00
|
|
|
bootph-all;
|
2020-07-01 09:28:42 +00:00
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&sdmmc {
|
2023-02-13 15:56:33 +00:00
|
|
|
bootph-all;
|
2020-07-01 09:28:42 +00:00
|
|
|
|
|
|
|
/* mmc to sram can't do dma, prevent aborts transferring TF-A parts */
|
|
|
|
u-boot,spl-fifo-mode;
|
|
|
|
};
|
|
|
|
|
2021-08-05 08:27:52 +00:00
|
|
|
&sfc {
|
2023-02-13 15:56:33 +00:00
|
|
|
bootph-all;
|
2021-08-05 08:27:52 +00:00
|
|
|
};
|
|
|
|
|
2021-11-15 17:38:20 +00:00
|
|
|
&{/spi@ff3a0000/flash@0} {
|
2023-02-13 15:56:33 +00:00
|
|
|
bootph-all;
|
2021-08-05 08:27:52 +00:00
|
|
|
};
|
|
|
|
|
2020-07-01 09:28:42 +00:00
|
|
|
&uart1 {
|
|
|
|
clock-frequency = <24000000>;
|
2023-02-13 15:56:33 +00:00
|
|
|
bootph-all;
|
2020-07-01 09:28:42 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
&uart2 {
|
|
|
|
clock-frequency = <24000000>;
|
2023-02-13 15:56:33 +00:00
|
|
|
bootph-all;
|
2020-07-01 09:28:42 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
&xin24m {
|
2023-02-13 15:56:33 +00:00
|
|
|
bootph-all;
|
2020-07-01 09:28:42 +00:00
|
|
|
};
|