2018-05-06 21:58:06 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0+
|
2017-07-21 21:15:21 +00:00
|
|
|
/*
|
|
|
|
* board/renesas/ulcb/ulcb.c
|
|
|
|
* This file is ULCB board support.
|
|
|
|
*
|
|
|
|
* Copyright (C) 2017 Renesas Electronics Corporation
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <common.h>
|
2020-05-10 17:40:01 +00:00
|
|
|
#include <image.h>
|
2020-05-10 17:40:02 +00:00
|
|
|
#include <init.h>
|
2017-07-21 21:15:21 +00:00
|
|
|
#include <malloc.h>
|
|
|
|
#include <netdev.h>
|
|
|
|
#include <dm.h>
|
2020-10-31 03:38:53 +00:00
|
|
|
#include <asm/global_data.h>
|
2017-07-21 21:15:21 +00:00
|
|
|
#include <dm/platform_data/serial_sh.h>
|
|
|
|
#include <asm/processor.h>
|
|
|
|
#include <asm/mach-types.h>
|
|
|
|
#include <asm/io.h>
|
2020-05-10 17:40:13 +00:00
|
|
|
#include <linux/bitops.h>
|
2017-07-21 21:15:21 +00:00
|
|
|
#include <linux/errno.h>
|
|
|
|
#include <asm/arch/sys_proto.h>
|
|
|
|
#include <asm/gpio.h>
|
|
|
|
#include <asm/arch/gpio.h>
|
|
|
|
#include <asm/arch/rmobile.h>
|
|
|
|
#include <asm/arch/rcar-mstp.h>
|
|
|
|
#include <asm/arch/sh_sdhi.h>
|
|
|
|
#include <i2c.h>
|
|
|
|
#include <mmc.h>
|
|
|
|
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
|
|
|
|
#define DVFS_MSTP926 BIT(26)
|
2017-09-12 17:07:22 +00:00
|
|
|
#define HSUSB_MSTP704 BIT(4) /* HSUSB */
|
2017-07-21 21:15:21 +00:00
|
|
|
|
|
|
|
int board_early_init_f(void)
|
|
|
|
{
|
2021-08-19 03:12:24 +00:00
|
|
|
#if CONFIG_IS_ENABLED(SYS_I2C_LEGACY) && defined(CONFIG_SYS_I2C_SH)
|
2017-07-21 21:15:21 +00:00
|
|
|
/* DVFS for reset */
|
2018-09-26 07:00:09 +00:00
|
|
|
mstp_clrbits_le32(SMSTPCR9, SMSTPCR9, DVFS_MSTP926);
|
2017-07-21 21:15:21 +00:00
|
|
|
#endif
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2017-09-12 17:07:22 +00:00
|
|
|
/* HSUSB block registers */
|
|
|
|
#define HSUSB_REG_LPSTS 0xE6590102
|
|
|
|
#define HSUSB_REG_LPSTS_SUSPM_NORMAL BIT(14)
|
|
|
|
#define HSUSB_REG_UGCTRL2 0xE6590184
|
|
|
|
#define HSUSB_REG_UGCTRL2_USB0SEL 0x30
|
|
|
|
#define HSUSB_REG_UGCTRL2_USB0SEL_EHCI 0x10
|
|
|
|
|
2017-07-21 21:15:21 +00:00
|
|
|
int board_init(void)
|
|
|
|
{
|
|
|
|
/* USB1 pull-up */
|
|
|
|
setbits_le32(PFC_PUEN6, PUEN_USB1_OVC | PUEN_USB1_PWEN);
|
|
|
|
|
2017-09-12 17:07:22 +00:00
|
|
|
/* Configure the HSUSB block */
|
2018-09-26 07:00:09 +00:00
|
|
|
mstp_clrbits_le32(SMSTPCR7, SMSTPCR7, HSUSB_MSTP704);
|
2017-09-12 17:07:22 +00:00
|
|
|
/* Choice USB0SEL */
|
|
|
|
clrsetbits_le32(HSUSB_REG_UGCTRL2, HSUSB_REG_UGCTRL2_USB0SEL,
|
|
|
|
HSUSB_REG_UGCTRL2_USB0SEL_EHCI);
|
|
|
|
/* low power status */
|
|
|
|
setbits_le16(HSUSB_REG_LPSTS, HSUSB_REG_LPSTS_SUSPM_NORMAL);
|
|
|
|
|
2017-08-20 15:13:48 +00:00
|
|
|
return 0;
|
2017-07-21 21:15:21 +00:00
|
|
|
}
|
|
|
|
|
2018-12-04 00:44:34 +00:00
|
|
|
#ifdef CONFIG_MULTI_DTB_FIT
|
|
|
|
int board_fit_config_name_match(const char *name)
|
|
|
|
{
|
|
|
|
/* PRR driver is not available yet */
|
|
|
|
u32 cpu_type = rmobile_get_cpu_type();
|
|
|
|
|
|
|
|
if ((cpu_type == RMOBILE_CPU_TYPE_R8A7795) &&
|
2020-04-04 14:12:48 +00:00
|
|
|
!strcmp(name, "r8a77950-ulcb-u-boot"))
|
2018-12-04 00:44:34 +00:00
|
|
|
return 0;
|
|
|
|
|
|
|
|
if ((cpu_type == RMOBILE_CPU_TYPE_R8A7796) &&
|
2020-04-04 14:12:48 +00:00
|
|
|
!strcmp(name, "r8a77960-ulcb-u-boot"))
|
2018-12-04 00:44:34 +00:00
|
|
|
return 0;
|
|
|
|
|
2019-03-04 11:34:50 +00:00
|
|
|
if ((cpu_type == RMOBILE_CPU_TYPE_R8A77965) &&
|
2020-04-04 14:12:48 +00:00
|
|
|
!strcmp(name, "r8a77965-ulcb-u-boot"))
|
2019-03-04 11:34:50 +00:00
|
|
|
return 0;
|
|
|
|
|
2018-12-04 00:44:34 +00:00
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
#endif
|