2017-03-26 19:09:55 +00:00
|
|
|
CONFIG_ARM=y
|
|
|
|
# CONFIG_SPL_USE_ARCH_MEMCPY is not set
|
|
|
|
# CONFIG_SPL_USE_ARCH_MEMSET is not set
|
|
|
|
CONFIG_ARCH_ROCKCHIP=y
|
|
|
|
CONFIG_SYS_MALLOC_F_LEN=0x2000
|
|
|
|
CONFIG_ROCKCHIP_RK3188=y
|
2017-06-29 09:21:15 +00:00
|
|
|
CONFIG_SPL_ROCKCHIP_BACK_TO_BROM=y
|
2017-08-03 20:52:04 +00:00
|
|
|
CONFIG_TPL_ROCKCHIP_BACK_TO_BROM=y
|
2017-03-26 19:09:55 +00:00
|
|
|
CONFIG_TARGET_ROCK=y
|
|
|
|
CONFIG_SPL_STACK_R_ADDR=0x60080000
|
|
|
|
CONFIG_DEFAULT_DEVICE_TREE="rk3188-radxarock"
|
2017-06-19 13:47:40 +00:00
|
|
|
CONFIG_DEBUG_UART=y
|
2017-03-26 19:09:55 +00:00
|
|
|
# CONFIG_DISPLAY_CPUINFO is not set
|
|
|
|
CONFIG_SPL_STACK_R=y
|
|
|
|
CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x2000
|
2017-08-24 09:52:32 +00:00
|
|
|
CONFIG_RANDOM_UUID=y
|
2017-08-14 23:58:53 +00:00
|
|
|
CONFIG_CMD_I2C=y
|
2017-03-26 19:09:55 +00:00
|
|
|
CONFIG_CMD_MMC=y
|
|
|
|
CONFIG_CMD_SF=y
|
|
|
|
CONFIG_CMD_SPI=y
|
|
|
|
# CONFIG_CMD_SETEXPR is not set
|
|
|
|
CONFIG_CMD_CACHE=y
|
|
|
|
CONFIG_CMD_TIME=y
|
|
|
|
CONFIG_CMD_REGULATOR=y
|
|
|
|
CONFIG_SPL_OF_CONTROL=y
|
|
|
|
CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
|
|
|
|
CONFIG_SPL_OF_PLATDATA=y
|
2017-08-28 11:16:32 +00:00
|
|
|
CONFIG_ENV_IS_IN_MMC=y
|
2017-03-26 19:09:55 +00:00
|
|
|
CONFIG_REGMAP=y
|
|
|
|
CONFIG_SYSCON=y
|
|
|
|
# CONFIG_SPL_SIMPLE_BUS is not set
|
|
|
|
CONFIG_CLK=y
|
|
|
|
CONFIG_ROCKCHIP_GPIO=y
|
|
|
|
CONFIG_SYS_I2C_ROCKCHIP=y
|
|
|
|
CONFIG_LED=y
|
|
|
|
CONFIG_MMC_DW=y
|
|
|
|
CONFIG_MMC_DW_ROCKCHIP=y
|
|
|
|
CONFIG_PINCTRL=y
|
2017-04-19 14:46:37 +00:00
|
|
|
CONFIG_PINCTRL_ROCKCHIP_RK3188=y
|
2017-03-26 19:09:55 +00:00
|
|
|
CONFIG_DM_PMIC=y
|
|
|
|
# CONFIG_SPL_PMIC_CHILDREN is not set
|
|
|
|
CONFIG_PMIC_ACT8846=y
|
|
|
|
CONFIG_REGULATOR_ACT8846=y
|
|
|
|
CONFIG_DM_REGULATOR_FIXED=y
|
|
|
|
CONFIG_RAM=y
|
2017-03-27 19:54:19 +00:00
|
|
|
# CONFIG_TPL_DM_SERIAL is not set
|
2017-03-26 19:09:55 +00:00
|
|
|
CONFIG_DEBUG_UART_BASE=0x20064000
|
|
|
|
CONFIG_DEBUG_UART_CLOCK=24000000
|
|
|
|
CONFIG_DEBUG_UART_SHIFT=2
|
|
|
|
CONFIG_SYS_NS16550=y
|
|
|
|
CONFIG_SYSRESET=y
|
|
|
|
CONFIG_SPL_TINY_MEMSET=y
|
2017-08-03 20:52:04 +00:00
|
|
|
CONFIG_TPL_TINY_MEMSET=y
|
2017-03-26 19:09:55 +00:00
|
|
|
CONFIG_CMD_DHRYSTONE=y
|
|
|
|
CONFIG_ERRNO_STR=y
|