2018-05-06 21:58:06 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0+
|
2016-05-17 13:00:30 +00:00
|
|
|
/*
|
|
|
|
|
* Copyright (C) 2016 Stefan Roese <sr@denx.de>
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#include <common.h>
|
|
|
|
|
#include <ahci.h>
|
|
|
|
|
#include <dm.h>
|
2020-05-10 17:40:05 +00:00
|
|
|
#include <log.h>
|
2016-05-17 13:00:30 +00:00
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Dummy implementation that can be overwritten by a board
|
|
|
|
|
* specific function
|
|
|
|
|
*/
|
|
|
|
|
__weak int board_ahci_enable(void)
|
|
|
|
|
{
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
2018-05-25 07:49:26 +00:00
|
|
|
static int mvebu_ahci_bind(struct udevice *dev)
|
|
|
|
|
{
|
|
|
|
|
struct udevice *scsi_dev;
|
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
|
|
ret = ahci_bind_scsi(dev, &scsi_dev);
|
|
|
|
|
if (ret) {
|
|
|
|
|
debug("%s: Failed to bind (err=%d\n)", __func__, ret);
|
|
|
|
|
return ret;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
2016-05-17 13:00:30 +00:00
|
|
|
static int mvebu_ahci_probe(struct udevice *dev)
|
|
|
|
|
{
|
|
|
|
|
/*
|
|
|
|
|
* Board specific SATA / AHCI enable code, e.g. enable the
|
|
|
|
|
* AHCI power or deassert reset
|
|
|
|
|
*/
|
|
|
|
|
board_ahci_enable();
|
|
|
|
|
|
2020-08-04 05:14:42 +00:00
|
|
|
ahci_probe_scsi(dev, dev_read_addr(dev));
|
2016-05-17 13:00:30 +00:00
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static const struct udevice_id mvebu_ahci_ids[] = {
|
2019-03-24 11:27:44 +00:00
|
|
|
{ .compatible = "marvell,armada-380-ahci" },
|
2016-05-17 13:00:30 +00:00
|
|
|
{ .compatible = "marvell,armada-3700-ahci" },
|
arm64: mvebu: Add basic support for the Marvell Armada 7K/8K SoC
Compared to the Armada 3700, the Armada 7K and 8K are much more on the
high-end side: they use a dual Cortex-A72 or a quad Cortex-A72, as
opposed to the Cortex-A53 for the Armada 3700.
The Armada 7K and 8K also use a fairly unique architecture, internally
they are composed of several components:
- One AP (Application Processor), which contains the processor itself
and a few core hardware blocks. The AP used in the Armada 7K and 8K
is called AP806, and is available in two configurations:
dual Cortex-A72 and quad Cortex-A72.
- One or two CP (Communication Processor), which contain most of the I/O
interfaces (SATA, PCIe, Ethernet, etc.). The 7K family chips have one
CP, while the 8K family chips integrate two CPs, providing two times
the number of I/O interfaces available in the CP.
The CP used in the 7K and 8K is called CP110.
All in all, this gives the following combinations:
- Armada 7020, which is a dual Cortex-A72 with one CP
- Armada 7040, which is a quad Cortex-A72 with one CP
- Armada 8020, which is a dual Cortex-A72 with two CPs
- Armada 8040, which is a quad Cortex-A72 with two CPs
This patch adds basic support for this ARMv8 based SoC into U-Boot.
Future patches will integrate other device drivers and board support,
starting with the Marvell DB-88F7040 development board.
Signed-off-by: Stefan Roese <sr@denx.de>
Cc: Nadav Haklai <nadavh@marvell.com>
Cc: Neta Zur Hershkovits <neta@marvell.com>
Cc: Kostya Porotchkin <kostap@marvell.com>
Cc: Omri Itach <omrii@marvell.com>
Cc: Igal Liberman <igall@marvell.com>
Cc: Haim Boot <hayim@marvell.com>
Cc: Hanna Hawa <hannah@marvell.com>
2016-05-25 06:13:45 +00:00
|
|
|
{ .compatible = "marvell,armada-8k-ahci" },
|
2016-05-17 13:00:30 +00:00
|
|
|
{ }
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
U_BOOT_DRIVER(ahci_mvebu_drv) = {
|
|
|
|
|
.name = "ahci_mvebu",
|
|
|
|
|
.id = UCLASS_AHCI,
|
|
|
|
|
.of_match = mvebu_ahci_ids,
|
2018-05-25 07:49:26 +00:00
|
|
|
.bind = mvebu_ahci_bind,
|
2016-05-17 13:00:30 +00:00
|
|
|
.probe = mvebu_ahci_probe,
|
|
|
|
|
};
|
