2006-03-12 01:12:27 +00:00
|
|
|
/*
|
|
|
|
* U-boot - cache.c
|
|
|
|
*
|
2008-02-19 05:50:58 +00:00
|
|
|
* Copyright (c) 2005-2008 Analog Devices Inc.
|
2006-03-12 01:12:27 +00:00
|
|
|
*
|
|
|
|
* (C) Copyright 2000-2004
|
|
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
|
|
*
|
2008-02-19 05:50:58 +00:00
|
|
|
* Licensed under the GPL-2 or later.
|
2006-03-12 01:12:27 +00:00
|
|
|
*/
|
|
|
|
|
2007-03-09 05:38:44 +00:00
|
|
|
#include <common.h>
|
|
|
|
#include <asm/blackfin.h>
|
2008-08-07 19:21:47 +00:00
|
|
|
#include <asm/mach-common/bits/mpu.h>
|
2007-03-09 05:38:44 +00:00
|
|
|
|
2008-02-19 05:50:58 +00:00
|
|
|
void flush_cache(unsigned long addr, unsigned long size)
|
2006-03-12 01:12:27 +00:00
|
|
|
{
|
2008-02-19 05:50:58 +00:00
|
|
|
/* no need to flush stuff in on chip memory (L1/L2/etc...) */
|
|
|
|
if (addr >= 0xE0000000)
|
2007-03-09 05:38:44 +00:00
|
|
|
return;
|
|
|
|
|
|
|
|
if (icache_status())
|
2008-02-19 05:50:58 +00:00
|
|
|
blackfin_icache_flush_range((void *)addr, (void *)(addr + size));
|
2007-03-09 05:38:44 +00:00
|
|
|
|
2008-02-19 05:50:58 +00:00
|
|
|
if (dcache_status())
|
|
|
|
blackfin_dcache_flush_range((void *)addr, (void *)(addr + size));
|
2006-03-12 01:12:27 +00:00
|
|
|
}
|
2008-08-07 19:21:47 +00:00
|
|
|
|
|
|
|
void icache_enable(void)
|
|
|
|
{
|
|
|
|
bfin_write_IMEM_CONTROL(IMC | ENICPLB);
|
|
|
|
SSYNC();
|
|
|
|
}
|
|
|
|
|
|
|
|
void icache_disable(void)
|
|
|
|
{
|
|
|
|
bfin_write_IMEM_CONTROL(0);
|
|
|
|
SSYNC();
|
|
|
|
}
|
|
|
|
|
|
|
|
int icache_status(void)
|
|
|
|
{
|
2008-08-07 22:40:13 +00:00
|
|
|
return bfin_read_IMEM_CONTROL() & IMC;
|
2008-08-07 19:21:47 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
void dcache_enable(void)
|
|
|
|
{
|
|
|
|
bfin_write_DMEM_CONTROL(ACACHE_BCACHE | ENDCPLB | PORT_PREF0);
|
|
|
|
SSYNC();
|
|
|
|
}
|
|
|
|
|
|
|
|
void dcache_disable(void)
|
|
|
|
{
|
|
|
|
bfin_write_DMEM_CONTROL(0);
|
|
|
|
SSYNC();
|
|
|
|
}
|
|
|
|
|
|
|
|
int dcache_status(void)
|
|
|
|
{
|
2008-08-07 22:40:13 +00:00
|
|
|
return bfin_read_DMEM_CONTROL() & ACACHE_BCACHE;
|
2008-08-07 19:21:47 +00:00
|
|
|
}
|