2015-04-21 11:38:20 +00:00
|
|
|
if ARCH_SOCFPGA
|
|
|
|
|
2015-08-02 19:57:57 +00:00
|
|
|
config TARGET_SOCFPGA_ARRIA5
|
|
|
|
bool
|
|
|
|
|
|
|
|
config TARGET_SOCFPGA_CYCLONE5
|
|
|
|
bool
|
|
|
|
|
2015-04-21 11:38:20 +00:00
|
|
|
choice
|
|
|
|
prompt "Altera SOCFPGA board select"
|
2015-05-12 19:46:23 +00:00
|
|
|
optional
|
2015-04-21 11:38:20 +00:00
|
|
|
|
2015-08-02 19:57:57 +00:00
|
|
|
config TARGET_SOCFPGA_ARRIA5_SOCDK
|
|
|
|
bool "Altera SOCFPGA SoCDK (Arria V)"
|
|
|
|
select TARGET_SOCFPGA_ARRIA5
|
2015-04-21 11:38:20 +00:00
|
|
|
|
2015-08-02 19:57:57 +00:00
|
|
|
config TARGET_SOCFPGA_CYCLONE5_SOCDK
|
|
|
|
bool "Altera SOCFPGA SoCDK (Cyclone V)"
|
|
|
|
select TARGET_SOCFPGA_CYCLONE5
|
2015-04-21 11:38:20 +00:00
|
|
|
|
2015-08-02 23:37:28 +00:00
|
|
|
config TARGET_SOCFPGA_DENX_MCVEVK
|
|
|
|
bool "DENX MCVEVK (Cyclone V)"
|
|
|
|
select TARGET_SOCFPGA_CYCLONE5
|
|
|
|
|
2015-09-01 22:41:52 +00:00
|
|
|
config TARGET_SOCFPGA_TERASIC_DE0_NANO
|
|
|
|
bool "Terasic DE0-Nano-Atlas (Cyclone V)"
|
|
|
|
select TARGET_SOCFPGA_CYCLONE5
|
|
|
|
|
2015-06-21 15:28:53 +00:00
|
|
|
config TARGET_SOCFPGA_TERASIC_SOCKIT
|
|
|
|
bool "Terasic SoCkit (Cyclone V)"
|
|
|
|
select TARGET_SOCFPGA_CYCLONE5
|
|
|
|
|
2015-04-21 11:38:20 +00:00
|
|
|
endchoice
|
|
|
|
|
|
|
|
config SYS_BOARD
|
2015-08-10 19:24:53 +00:00
|
|
|
default "arria5-socdk" if TARGET_SOCFPGA_ARRIA5_SOCDK
|
|
|
|
default "cyclone5-socdk" if TARGET_SOCFPGA_CYCLONE5_SOCDK
|
2015-09-01 22:41:52 +00:00
|
|
|
default "de0-nano-soc" if TARGET_SOCFPGA_TERASIC_DE0_NANO
|
2015-08-02 23:37:28 +00:00
|
|
|
default "mcvevk" if TARGET_SOCFPGA_DENX_MCVEVK
|
2015-06-21 15:28:53 +00:00
|
|
|
default "sockit" if TARGET_SOCFPGA_TERASIC_SOCKIT
|
2015-04-21 11:38:20 +00:00
|
|
|
|
|
|
|
config SYS_VENDOR
|
2015-08-02 19:57:57 +00:00
|
|
|
default "altera" if TARGET_SOCFPGA_ARRIA5_SOCDK
|
|
|
|
default "altera" if TARGET_SOCFPGA_CYCLONE5_SOCDK
|
2015-08-02 23:37:28 +00:00
|
|
|
default "denx" if TARGET_SOCFPGA_DENX_MCVEVK
|
2015-09-01 22:41:52 +00:00
|
|
|
default "terasic" if TARGET_SOCFPGA_TERASIC_DE0_NANO
|
2015-06-21 15:28:53 +00:00
|
|
|
default "terasic" if TARGET_SOCFPGA_TERASIC_SOCKIT
|
2015-04-21 11:38:20 +00:00
|
|
|
|
|
|
|
config SYS_SOC
|
|
|
|
default "socfpga"
|
|
|
|
|
|
|
|
config SYS_CONFIG_NAME
|
2015-09-22 22:01:32 +00:00
|
|
|
default "socfpga_arria5_socdk" if TARGET_SOCFPGA_ARRIA5_SOCDK
|
|
|
|
default "socfpga_cyclone5_socdk" if TARGET_SOCFPGA_CYCLONE5_SOCDK
|
2015-09-01 22:41:52 +00:00
|
|
|
default "socfpga_de0_nano_soc" if TARGET_SOCFPGA_TERASIC_DE0_NANO
|
2015-08-02 23:37:28 +00:00
|
|
|
default "socfpga_mcvevk" if TARGET_SOCFPGA_DENX_MCVEVK
|
2015-06-21 15:28:53 +00:00
|
|
|
default "socfpga_sockit" if TARGET_SOCFPGA_TERASIC_SOCKIT
|
2015-04-21 11:38:20 +00:00
|
|
|
|
|
|
|
endif
|