2019-09-16 03:09:55 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0+
|
|
|
|
/*
|
|
|
|
* Copyright 2019 NXP
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <common.h>
|
2020-05-10 17:40:03 +00:00
|
|
|
#include <env.h>
|
2020-05-10 17:40:02 +00:00
|
|
|
#include <init.h>
|
2020-10-31 03:38:53 +00:00
|
|
|
#include <asm/global_data.h>
|
2022-02-19 16:13:54 +00:00
|
|
|
#include <miiphy.h>
|
|
|
|
#include <netdev.h>
|
|
|
|
#include <asm/io.h>
|
2019-09-16 03:09:55 +00:00
|
|
|
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
|
2022-02-19 16:13:54 +00:00
|
|
|
int board_mmc_get_env_dev(int devno)
|
2019-09-16 03:09:55 +00:00
|
|
|
{
|
2022-02-19 16:13:54 +00:00
|
|
|
return devno;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void setup_fec(void)
|
|
|
|
{
|
|
|
|
struct iomuxc_gpr_base_regs *gpr =
|
|
|
|
(struct iomuxc_gpr_base_regs *)IOMUXC_GPR_BASE_ADDR;
|
|
|
|
|
|
|
|
/* Use 125M anatop REF_CLK1 for ENET1, not from external */
|
|
|
|
clrsetbits_le32(&gpr->gpr[1], 0x2000, 0);
|
|
|
|
}
|
|
|
|
|
|
|
|
int board_init(void)
|
2020-01-06 08:16:32 +00:00
|
|
|
{
|
2022-02-19 16:13:54 +00:00
|
|
|
setup_fec();
|
|
|
|
|
|
|
|
return 0;
|
2020-01-06 08:16:32 +00:00
|
|
|
}
|
|
|
|
|
2019-09-16 03:09:55 +00:00
|
|
|
int board_late_init(void)
|
|
|
|
{
|
|
|
|
#ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
|
|
|
|
env_set("board_name", "DDR4 EVK");
|
|
|
|
env_set("board_rev", "iMX8MN");
|
|
|
|
#endif
|
|
|
|
return 0;
|
|
|
|
}
|