mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-20 11:43:22 +00:00
138 lines
4 KiB
C
138 lines
4 KiB
C
|
/*
|
||
|
|
* Copyright 2008 Freescale Semiconductor, Inc.
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or
|
||
|
|
* modify it under the terms of the GNU General Public License
|
||
|
|
* Version 2 as published by the Free Software Foundation.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef FSL_DDR_MEMCTL_H
|
||
|
|
#define FSL_DDR_MEMCTL_H
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Pick a basic DDR Technology.
|
||
|
|
*/
|
||
|
|
#include <ddr_spd.h>
|
||
|
|
|
||
|
|
#define SDRAM_TYPE_DDR1 2
|
||
|
|
#define SDRAM_TYPE_DDR2 3
|
||
|
|
#define SDRAM_TYPE_LPDDR1 6
|
||
|
|
#define SDRAM_TYPE_DDR3 7
|
||
|
|
|
||
|
|
#if defined(CONFIG_FSL_DDR1)
|
||
|
|
#define FSL_DDR_MIN_TCKE_PULSE_WIDTH_DDR (1)
|
||
|
|
typedef ddr1_spd_eeprom_t generic_spd_eeprom_t;
|
||
|
|
#ifndef CONFIG_FSL_SDRAM_TYPE
|
||
|
|
#define CONFIG_FSL_SDRAM_TYPE SDRAM_TYPE_DDR1
|
||
|
|
#endif
|
||
|
|
#elif defined(CONFIG_FSL_DDR2)
|
||
|
|
#define FSL_DDR_MIN_TCKE_PULSE_WIDTH_DDR (3)
|
||
|
|
typedef ddr2_spd_eeprom_t generic_spd_eeprom_t;
|
||
|
|
#ifndef CONFIG_FSL_SDRAM_TYPE
|
||
|
|
#define CONFIG_FSL_SDRAM_TYPE SDRAM_TYPE_DDR2
|
||
|
|
#endif
|
||
|
|
#elif defined(CONFIG_FSL_DDR3)
|
||
|
|
#define FSL_DDR_MIN_TCKE_PULSE_WIDTH_DDR (3) /* FIXME */
|
||
|
|
typedef ddr3_spd_eeprom_t generic_spd_eeprom_t;
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* Record of register values computed */
|
||
|
|
typedef struct fsl_ddr_cfg_regs_s {
|
||
|
|
struct {
|
||
|
|
unsigned int bnds;
|
||
|
|
unsigned int config;
|
||
|
|
unsigned int config_2;
|
||
|
|
} cs[CONFIG_CHIP_SELECTS_PER_CTRL];
|
||
|
|
unsigned int timing_cfg_3;
|
||
|
|
unsigned int timing_cfg_0;
|
||
|
|
unsigned int timing_cfg_1;
|
||
|
|
unsigned int timing_cfg_2;
|
||
|
|
unsigned int ddr_sdram_cfg;
|
||
|
|
unsigned int ddr_sdram_cfg_2;
|
||
|
|
unsigned int ddr_sdram_mode;
|
||
|
|
unsigned int ddr_sdram_mode_2;
|
||
|
|
unsigned int ddr_sdram_md_cntl;
|
||
|
|
unsigned int ddr_sdram_interval;
|
||
|
|
unsigned int ddr_data_init;
|
||
|
|
unsigned int ddr_sdram_clk_cntl;
|
||
|
|
unsigned int ddr_init_addr;
|
||
|
|
unsigned int ddr_init_ext_addr;
|
||
|
|
unsigned int timing_cfg_4;
|
||
|
|
unsigned int timing_cfg_5;
|
||
|
|
unsigned int ddr_zq_cntl;
|
||
|
|
unsigned int ddr_wrlvl_cntl;
|
||
|
|
unsigned int ddr_pd_cntl;
|
||
|
|
unsigned int ddr_sr_cntr;
|
||
|
|
unsigned int ddr_sdram_rcw_1;
|
||
|
|
unsigned int ddr_sdram_rcw_2;
|
||
|
|
} fsl_ddr_cfg_regs_t;
|
||
|
|
|
||
|
|
typedef struct memctl_options_partial_s {
|
||
|
|
unsigned int all_DIMMs_ECC_capable;
|
||
|
|
unsigned int all_DIMMs_tCKmax_ps;
|
||
|
|
unsigned int all_DIMMs_burst_lengths_bitmask;
|
||
|
|
unsigned int all_DIMMs_registered;
|
||
|
|
unsigned int all_DIMMs_unbuffered;
|
||
|
|
/* unsigned int lowest_common_SPD_caslat; */
|
||
|
|
unsigned int all_DIMMs_minimum_tRCD_ps;
|
||
|
|
} memctl_options_partial_t;
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Generalized parameters for memory controller configuration,
|
||
|
|
* might be a little specific to the FSL memory controller
|
||
|
|
*/
|
||
|
|
typedef struct memctl_options_s {
|
||
|
|
/*
|
||
|
|
* Memory organization parameters
|
||
|
|
*
|
||
|
|
* if DIMM is present in the system
|
||
|
|
* where DIMMs are with respect to chip select
|
||
|
|
* where chip selects are with respect to memory boundaries
|
||
|
|
*/
|
||
|
|
unsigned int registered_dimm_en; /* use registered DIMM support */
|
||
|
|
|
||
|
|
/* Options local to a Chip Select */
|
||
|
|
struct cs_local_opts_s {
|
||
|
|
unsigned int auto_precharge;
|
||
|
|
unsigned int odt_rd_cfg;
|
||
|
|
unsigned int odt_wr_cfg;
|
||
|
|
} cs_local_opts[CONFIG_CHIP_SELECTS_PER_CTRL];
|
||
|
|
|
||
|
|
/* Special configurations for chip select */
|
||
|
|
unsigned int memctl_interleaving;
|
||
|
|
unsigned int memctl_interleaving_mode;
|
||
|
|
unsigned int ba_intlv_ctl;
|
||
|
|
|
||
|
|
/* Operational mode parameters */
|
||
|
|
unsigned int ECC_mode; /* Use ECC? */
|
||
|
|
/* Initialize ECC using memory controller? */
|
||
|
|
unsigned int ECC_init_using_memctl;
|
||
|
|
unsigned int DQS_config; /* Use DQS? maybe only with DDR2? */
|
||
|
|
/* SREN - self-refresh during sleep */
|
||
|
|
unsigned int self_refresh_in_sleep;
|
||
|
|
unsigned int dynamic_power; /* DYN_PWR */
|
||
|
|
/* memory data width to use (16-bit, 32-bit, 64-bit) */
|
||
|
|
unsigned int data_bus_width;
|
||
|
|
unsigned int burst_length; /* 4, 8 */
|
||
|
|
|
||
|
|
/* Global Timing Parameters */
|
||
|
|
unsigned int cas_latency_override;
|
||
|
|
unsigned int cas_latency_override_value;
|
||
|
|
unsigned int use_derated_caslat;
|
||
|
|
unsigned int additive_latency_override;
|
||
|
|
unsigned int additive_latency_override_value;
|
||
|
|
|
||
|
|
unsigned int clk_adjust; /* */
|
||
|
|
unsigned int cpo_override;
|
||
|
|
unsigned int write_data_delay; /* DQS adjust */
|
||
|
|
unsigned int half_strength_driver_enable;
|
||
|
|
unsigned int twoT_en;
|
||
|
|
unsigned int threeT_en;
|
||
|
|
unsigned int bstopre;
|
||
|
|
unsigned int tCKE_clock_pulse_width_ps; /* tCKE */
|
||
|
|
unsigned int tFAW_window_four_activates_ps; /* tFAW -- FOUR_ACT */
|
||
|
|
} memctl_options_t;
|
||
|
|
|
||
|
|
extern phys_size_t fsl_ddr_sdram(void);
|
||
|
|
#endif
|