mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-18 18:59:44 +00:00
71 lines
1.2 KiB
Text
71 lines
1.2 KiB
Text
|
// SPDX-License-Identifier: GPL-2.0+
|
||
|
|
/*
|
||
|
|
* Copyright (C) 2019 Parthiban Nallathambi <parthitce@gmail.com>
|
||
|
|
*/
|
||
|
|
|
||
|
|
/dts-v1/;
|
||
|
|
|
||
|
|
#include "imx6ull.dtsi"
|
||
|
|
#include "pcl063-common.dtsi"
|
||
|
|
|
||
|
|
/ {
|
||
|
|
model = "Phytec phyBOARD-i.MX6ULL-Segin SBC";
|
||
|
|
compatible = "phytec,phyboard-imx6ull-segin", "phytec,imx6ull-pcl063",
|
||
|
|
"fsl,imx6ull";
|
||
|
|
};
|
||
|
|
|
||
|
|
&i2c1 {
|
||
|
|
i2c_rtc: rtc@68 {
|
||
|
|
compatible = "microcrystal,rv4162";
|
||
|
|
reg = <0x68>;
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
&uart5 {
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pinctrl_uart5>;
|
||
|
|
uart-has-rtscts;
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
&usdhc2 {
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
&usbotg1 {
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pinctrl_usb_otg1_id>;
|
||
|
|
dr_mode = "otg";
|
||
|
|
srp-disable;
|
||
|
|
hnp-disable;
|
||
|
|
adp-disable;
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
&usbotg2 {
|
||
|
|
dr_mode = "host";
|
||
|
|
disable-over-current;
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
&iomuxc {
|
||
|
|
pinctrl-names = "default";
|
||
|
|
|
||
|
|
pinctrl_uart5: uart5grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX6UL_PAD_UART5_TX_DATA__UART5_DCE_TX 0x1b0b1
|
||
|
|
MX6UL_PAD_UART5_RX_DATA__UART5_DCE_RX 0x1b0b1
|
||
|
|
MX6UL_PAD_GPIO1_IO08__UART5_DCE_RTS 0x1b0b1
|
||
|
|
MX6UL_PAD_GPIO1_IO09__UART5_DCE_CTS 0x1b0b1
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_usb_otg1_id: usbotg1idgrp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX6UL_PAD_GPIO1_IO00__ANATOP_OTG1_ID 0x17059
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
};
|