u-boot/arch/powerpc/cpu/ppc4xx/kgdb.S

62 lines
1.2 KiB
ArmAsm
Raw Normal View History

2002-11-03 00:38:21 +00:00
/*
* Copyright (C) 2000 Murray Jensen <Murray.Jensen@cmst.csiro.au>
*
* SPDX-License-Identifier: GPL-2.0+
2002-11-03 00:38:21 +00:00
*/
#include <config.h>
#include <command.h>
#include <asm/ppc4xx.h>
2002-11-03 00:38:21 +00:00
#include <version.h>
#define CONFIG_405GP 1 /* needed for Linux kernel header files */
#include <ppc_asm.tmpl>
#include <ppc_defs.h>
#include <asm/cache.h>
#include <asm/mmu.h>
#if defined(CONFIG_CMD_KGDB)
2002-11-03 00:38:21 +00:00
/*
* cache flushing routines for kgdb
*/
.globl kgdb_flush_cache_all
kgdb_flush_cache_all:
/* icache */
iccci r0,r0 /* iccci invalidates the entire I cache */
/* dcache */
addi r6,0,0x0000 /* clear GPR 6 */
addi r7,r0, 128 /* do loop for # of dcache lines */
2002-11-03 00:38:21 +00:00
/* NOTE: dccci invalidates both */
mtctr r7 /* ways in the D cache */
2002-11-03 00:38:21 +00:00
..dcloop:
dccci 0,r6 /* invalidate line */
addi r6,r6, 32 /* bump to next line */
bdnz ..dcloop
2002-11-03 00:38:21 +00:00
blr
.globl kgdb_flush_cache_range
kgdb_flush_cache_range:
li r5,L1_CACHE_BYTES-1
2002-11-03 00:38:21 +00:00
andc r3,r3,r5
subf r4,r3,r4
add r4,r4,r5
srwi. r4,r4,L1_CACHE_SHIFT
2002-11-03 00:38:21 +00:00
beqlr
mtctr r4
mr r6,r3
1: dcbst 0,r3
addi r3,r3,L1_CACHE_BYTES
2002-11-03 00:38:21 +00:00
bdnz 1b
sync /* wait for dcbst's to get to ram */
mtctr r4
2: icbi 0,r6
addi r6,r6,L1_CACHE_BYTES
2002-11-03 00:38:21 +00:00
bdnz 2b
SYNC
blr
#endif