2018-05-06 17:58:06 -04:00
|
|
|
# SPDX-License-Identifier: GPL-2.0+
|
2015-10-26 19:47:50 +08:00
|
|
|
#
|
|
|
|
# Copyright 2014-2015, Freescale Semiconductor
|
|
|
|
|
|
|
|
obj-y += cpu.o
|
|
|
|
obj-y += lowlevel.o
|
|
|
|
obj-y += soc.o
|
2018-01-06 09:04:23 +05:30
|
|
|
ifndef CONFIG_SPL_BUILD
|
2015-10-26 19:47:50 +08:00
|
|
|
obj-$(CONFIG_MP) += mp.o
|
|
|
|
obj-$(CONFIG_OF_LIBFDT) += fdt.o
|
2018-01-06 09:04:23 +05:30
|
|
|
endif
|
2015-10-26 19:47:50 +08:00
|
|
|
obj-$(CONFIG_SPL) += spl.o
|
2017-01-16 17:31:49 +08:00
|
|
|
obj-$(CONFIG_$(SPL_)FSL_LS_PPA) += ppa.o
|
2015-10-26 19:47:50 +08:00
|
|
|
|
|
|
|
ifneq ($(CONFIG_FSL_LSCH3),)
|
|
|
|
obj-y += fsl_lsch3_speed.o
|
|
|
|
obj-$(CONFIG_SYS_HAS_SERDES) += fsl_lsch3_serdes.o
|
2015-10-26 19:47:51 +08:00
|
|
|
else
|
|
|
|
ifneq ($(CONFIG_FSL_LSCH2),)
|
|
|
|
obj-y += fsl_lsch2_speed.o
|
|
|
|
obj-$(CONFIG_SYS_HAS_SERDES) += fsl_lsch2_serdes.o
|
|
|
|
endif
|
2015-10-26 19:47:50 +08:00
|
|
|
endif
|
|
|
|
|
2017-03-27 11:41:01 -07:00
|
|
|
ifneq ($(CONFIG_ARCH_LS2080A),)
|
2015-11-09 16:42:07 +05:30
|
|
|
obj-$(CONFIG_SYS_HAS_SERDES) += ls2080a_serdes.o
|
2015-11-09 16:42:20 +05:30
|
|
|
endif
|
|
|
|
|
2017-03-27 11:41:02 -07:00
|
|
|
ifneq ($(CONFIG_ARCH_LS1043A),)
|
2015-10-26 19:47:52 +08:00
|
|
|
obj-$(CONFIG_SYS_HAS_SERDES) += ls1043a_serdes.o
|
2016-12-08 11:58:26 +08:00
|
|
|
obj-$(CONFIG_ARMV8_PSCI) += ls1043a_psci.o
|
2018-08-27 17:33:59 +03:00
|
|
|
obj-y += icid.o ls1043_ids.o
|
2015-10-26 19:47:52 +08:00
|
|
|
endif
|
2016-06-03 18:41:31 +05:30
|
|
|
|
2016-09-26 08:09:26 -07:00
|
|
|
ifneq ($(CONFIG_ARCH_LS1012A),)
|
2016-06-03 18:41:31 +05:30
|
|
|
obj-$(CONFIG_SYS_HAS_SERDES) += ls1012a_serdes.o
|
|
|
|
endif
|
2016-07-05 16:01:55 +08:00
|
|
|
|
2016-09-26 08:09:24 -07:00
|
|
|
ifneq ($(CONFIG_ARCH_LS1046A),)
|
2016-07-05 16:01:55 +08:00
|
|
|
obj-$(CONFIG_SYS_HAS_SERDES) += ls1046a_serdes.o
|
2018-08-09 15:19:46 +03:00
|
|
|
obj-y += icid.o ls1046_ids.o
|
2016-07-05 16:01:55 +08:00
|
|
|
endif
|
armv8: ls1088a: Add NXP LS1088A SoC support
LS1088A is compliant with the Layerscape Chassis Generation 3 with
eight ARM v8 Cortex-A53 cores in 2 cluster, CCI-400, one 64-bit DDR4
SDRAM memory controller with ECC, Data path acceleration architecture
2.0 (DPAA2), Ethernet interfaces (SGMIIs, RGMIIs, QSGMIIs, XFIs),
QSPI, IFC, PCIe, SATA, USB, SDXC, DUARTs etc.
Signed-off-by: Alison Wang <alison.wang@nxp.com>
Signed-off-by: Prabhakar Kushwaha <prabhakar.kushwaha@nxp.com>
Signed-off-by: Ashish Kumar <Ashish.Kumar@nxp.com>
Signed-off-by: Raghav Dogra <raghav.dogra@nxp.com>
Signed-off-by: Shaohui Xie <Shaohui.Xie@nxp.com>
[YS: Revised commit message]
Reviewed-by: York Sun <york.sun@nxp.com>
2017-08-31 16:12:53 +05:30
|
|
|
|
|
|
|
ifneq ($(CONFIG_ARCH_LS1088A),)
|
|
|
|
obj-$(CONFIG_SYS_HAS_SERDES) += ls1088a_serdes.o
|
|
|
|
endif
|