mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-23 11:33:32 +00:00
307 lines
12 KiB
C
307 lines
12 KiB
C
|
/*
|
||
|
|
* This program is free software; you can redistribute it and/or modify
|
||
|
|
* it under the terms of the GNU General Public License as published by
|
||
|
|
* the Free Software Foundation; either version 2 of the License, or
|
||
|
|
* (at your option) any later version.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
|
* GNU General Public License for more details.
|
||
|
|
*
|
||
|
|
* You should have received a copy of the GNU General Public License
|
||
|
|
* along with this program; if not, write to the Free Software
|
||
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
||
|
|
*/
|
||
|
|
#ifndef __address_h
|
||
|
|
#define __address_h 1
|
||
|
|
|
||
|
|
#define KS8695_SDRAM_START 0x00000000
|
||
|
|
#define KS8695_SDRAM_SIZE 0x01000000
|
||
|
|
#define KS8695_MEM_SIZE KS8695_SDRAM_SIZE
|
||
|
|
#define KS8695_MEM_START KS8695_SDRAM_START
|
||
|
|
|
||
|
|
#define KS8695_PCMCIA_IO_BASE 0x03800000
|
||
|
|
#define KS8695_PCMCIA_IO_SIZE 0x00040000
|
||
|
|
|
||
|
|
#define KS8695_IO_BASE 0x03FF0000
|
||
|
|
#define KS8695_IO_SIZE 0x00010000
|
||
|
|
|
||
|
|
#define KS8695_SYSTEN_CONFIG 0x00
|
||
|
|
#define KS8695_SYSTEN_BUS_CLOCK 0x04
|
||
|
|
|
||
|
|
#define KS8695_FLASH_START 0x02800000
|
||
|
|
#define KS8695_FLASH_SIZE 0x00400000
|
||
|
|
|
||
|
|
/*i/o control registers offset difinitions*/
|
||
|
|
#define KS8695_IO_CTRL0 0x4000
|
||
|
|
#define KS8695_IO_CTRL1 0x4004
|
||
|
|
#define KS8695_IO_CTRL2 0x4008
|
||
|
|
#define KS8695_IO_CTRL3 0x400C
|
||
|
|
|
||
|
|
/*memory control registers offset difinitions*/
|
||
|
|
#define KS8695_MEM_CTRL0 0x4010
|
||
|
|
#define KS8695_MEM_CTRL1 0x4014
|
||
|
|
#define KS8695_MEM_CTRL2 0x4018
|
||
|
|
#define KS8695_MEM_CTRL3 0x401C
|
||
|
|
#define KS8695_MEM_GENERAL 0x4020
|
||
|
|
#define KS8695_SDRAM_CTRL0 0x4030
|
||
|
|
#define KS8695_SDRAM_CTRL1 0x4034
|
||
|
|
#define KS8695_SDRAM_GENERAL 0x4038
|
||
|
|
#define KS8695_SDRAM_BUFFER 0x403C
|
||
|
|
#define KS8695_SDRAM_REFRESH 0x4040
|
||
|
|
|
||
|
|
/*WAN control registers offset difinitions*/
|
||
|
|
#define KS8695_WAN_DMA_TX 0x6000
|
||
|
|
#define KS8695_WAN_DMA_RX 0x6004
|
||
|
|
#define KS8695_WAN_DMA_TX_START 0x6008
|
||
|
|
#define KS8695_WAN_DMA_RX_START 0x600C
|
||
|
|
#define KS8695_WAN_TX_LIST 0x6010
|
||
|
|
#define KS8695_WAN_RX_LIST 0x6014
|
||
|
|
#define KS8695_WAN_MAC_LOW 0x6018
|
||
|
|
#define KS8695_WAN_MAC_HIGH 0x601C
|
||
|
|
#define KS8695_WAN_MAC_ELOW 0x6080
|
||
|
|
#define KS8695_WAN_MAC_EHIGH 0x6084
|
||
|
|
|
||
|
|
/*LAN control registers offset difinitions*/
|
||
|
|
#define KS8695_LAN_DMA_TX 0x8000
|
||
|
|
#define KS8695_LAN_DMA_RX 0x8004
|
||
|
|
#define KS8695_LAN_DMA_TX_START 0x8008
|
||
|
|
#define KS8695_LAN_DMA_RX_START 0x800C
|
||
|
|
#define KS8695_LAN_TX_LIST 0x8010
|
||
|
|
#define KS8695_LAN_RX_LIST 0x8014
|
||
|
|
#define KS8695_LAN_MAC_LOW 0x8018
|
||
|
|
#define KS8695_LAN_MAC_HIGH 0x801C
|
||
|
|
#define KS8695_LAN_MAC_ELOW 0X8080
|
||
|
|
#define KS8695_LAN_MAC_EHIGH 0X8084
|
||
|
|
|
||
|
|
/*HPNA control registers offset difinitions*/
|
||
|
|
#define KS8695_HPNA_DMA_TX 0xA000
|
||
|
|
#define KS8695_HPNA_DMA_RX 0xA004
|
||
|
|
#define KS8695_HPNA_DMA_TX_START 0xA008
|
||
|
|
#define KS8695_HPNA_DMA_RX_START 0xA00C
|
||
|
|
#define KS8695_HPNA_TX_LIST 0xA010
|
||
|
|
#define KS8695_HPNA_RX_LIST 0xA014
|
||
|
|
#define KS8695_HPNA_MAC_LOW 0xA018
|
||
|
|
#define KS8695_HPNA_MAC_HIGH 0xA01C
|
||
|
|
#define KS8695_HPNA_MAC_ELOW 0xA080
|
||
|
|
#define KS8695_HPNA_MAC_EHIGH 0xA084
|
||
|
|
|
||
|
|
/*UART control registers offset difinitions*/
|
||
|
|
#define KS8695_UART_RX_BUFFER 0xE000
|
||
|
|
#define KS8695_UART_TX_HOLDING 0xE004
|
||
|
|
|
||
|
|
#define KS8695_UART_FIFO_CTRL 0xE008
|
||
|
|
#define KS8695_UART_FIFO_TRIG01 0x00
|
||
|
|
#define KS8695_UART_FIFO_TRIG04 0x80
|
||
|
|
#define KS8695_UART_FIFO_TXRST 0x03
|
||
|
|
#define KS8695_UART_FIFO_RXRST 0x02
|
||
|
|
#define KS8695_UART_FIFO_FEN 0x01
|
||
|
|
|
||
|
|
#define KS8695_UART_LINE_CTRL 0xE00C
|
||
|
|
#define KS8695_UART_LINEC_BRK 0x40
|
||
|
|
#define KS8695_UART_LINEC_EPS 0x10
|
||
|
|
#define KS8695_UART_LINEC_PEN 0x08
|
||
|
|
#define KS8695_UART_LINEC_STP2 0x04
|
||
|
|
#define KS8695_UART_LINEC_WLEN8 0x03
|
||
|
|
#define KS8695_UART_LINEC_WLEN7 0x02
|
||
|
|
#define KS8695_UART_LINEC_WLEN6 0x01
|
||
|
|
#define KS8695_UART_LINEC_WLEN5 0x00
|
||
|
|
|
||
|
|
#define KS8695_UART_MODEM_CTRL 0xE010
|
||
|
|
#define KS8695_UART_MODEMC_RTS 0x02
|
||
|
|
#define KS8695_UART_MODEMC_DTR 0x01
|
||
|
|
|
||
|
|
#define KS8695_UART_LINE_STATUS 0xE014
|
||
|
|
#define KS8695_UART_LINES_TXFE 0x20
|
||
|
|
#define KS8695_UART_LINES_BE 0x10
|
||
|
|
#define KS8695_UART_LINES_FE 0x08
|
||
|
|
#define KS8695_UART_LINES_PE 0x04
|
||
|
|
#define KS8695_UART_LINES_OE 0x02
|
||
|
|
#define KS8695_UART_LINES_RXFE 0x01
|
||
|
|
#define KS8695_UART_LINES_ANY (KS8695_UART_LINES_OE|KS8695_UART_LINES_BE|KS8695_UART_LINES_PE|KS8695_UART_LINES_FE)
|
||
|
|
|
||
|
|
#define KS8695_UART_MODEM_STATUS 0xE018
|
||
|
|
#define KS8695_UART_MODEM_DCD 0x80
|
||
|
|
#define KS8695_UART_MODEM_DSR 0x20
|
||
|
|
#define KS8695_UART_MODEM_CTS 0x10
|
||
|
|
#define KS8695_UART_MODEM_DDCD 0x08
|
||
|
|
#define KS8695_UART_MODEM_DDSR 0x02
|
||
|
|
#define KS8695_UART_MODEM_DCTS 0x01
|
||
|
|
#define UART8695_MODEM_ANY 0xFF
|
||
|
|
|
||
|
|
#define KS8695_UART_DIVISOR 0xE01C
|
||
|
|
#define KS8695_UART_STATUS 0xE020
|
||
|
|
|
||
|
|
/*Interrupt controlller registers offset difinitions*/
|
||
|
|
#define KS8695_INT_CONTL 0xE200
|
||
|
|
#define KS8695_INT_ENABLE 0xE204
|
||
|
|
#define KS8695_INT_ENABLE_MODEM 0x0800
|
||
|
|
#define KS8695_INT_ENABLE_ERR 0x0400
|
||
|
|
#define KS8695_INT_ENABLE_RX 0x0200
|
||
|
|
#define KS8695_INT_ENABLE_TX 0x0100
|
||
|
|
|
||
|
|
#define KS8695_INT_STATUS 0xE208
|
||
|
|
#define KS8695_INT_WAN_PRIORITY 0xE20C
|
||
|
|
#define KS8695_INT_HPNA_PRIORITY 0xE210
|
||
|
|
#define KS8695_INT_LAN_PRIORITY 0xE214
|
||
|
|
#define KS8695_INT_TIMER_PRIORITY 0xE218
|
||
|
|
#define KS8695_INT_UART_PRIORITY 0xE21C
|
||
|
|
#define KS8695_INT_EXT_PRIORITY 0xE220
|
||
|
|
#define KS8695_INT_CHAN_PRIORITY 0xE224
|
||
|
|
#define KS8695_INT_BUSERROR_PRO 0xE228
|
||
|
|
#define KS8695_INT_MASK_STATUS 0xE22C
|
||
|
|
#define KS8695_FIQ_PEND_PRIORITY 0xE230
|
||
|
|
#define KS8695_IRQ_PEND_PRIORITY 0xE234
|
||
|
|
|
||
|
|
/*timer registers offset difinitions*/
|
||
|
|
#define KS8695_TIMER_CTRL 0xE400
|
||
|
|
#define KS8695_TIMER1 0xE404
|
||
|
|
#define KS8695_TIMER0 0xE408
|
||
|
|
#define KS8695_TIMER1_PCOUNT 0xE40C
|
||
|
|
#define KS8695_TIMER0_PCOUNT 0xE410
|
||
|
|
|
||
|
|
/*GPIO registers offset difinitions*/
|
||
|
|
#define KS8695_GPIO_MODE 0xE600
|
||
|
|
#define KS8695_GPIO_CTRL 0xE604
|
||
|
|
#define KS8695_GPIO_DATA 0xE608
|
||
|
|
|
||
|
|
/*SWITCH registers offset difinitions*/
|
||
|
|
#define KS8695_SWITCH_CTRL0 0xE800
|
||
|
|
#define KS8695_SWITCH_CTRL1 0xE804
|
||
|
|
#define KS8695_SWITCH_PORT1 0xE808
|
||
|
|
#define KS8695_SWITCH_PORT2 0xE80C
|
||
|
|
#define KS8695_SWITCH_PORT3 0xE810
|
||
|
|
#define KS8695_SWITCH_PORT4 0xE814
|
||
|
|
#define KS8695_SWITCH_PORT5 0xE818
|
||
|
|
#define KS8695_SWITCH_AUTO0 0xE81C
|
||
|
|
#define KS8695_SWITCH_AUTO1 0xE820
|
||
|
|
#define KS8695_SWITCH_LUE_CTRL 0xE824
|
||
|
|
#define KS8695_SWITCH_LUE_HIGH 0xE828
|
||
|
|
#define KS8695_SWITCH_LUE_LOW 0xE82C
|
||
|
|
#define KS8695_SWITCH_ADVANCED 0xE830
|
||
|
|
|
||
|
|
#define KS8695_SWITCH_LPPM12 0xE874
|
||
|
|
#define KS8695_SWITCH_LPPM34 0xE878
|
||
|
|
|
||
|
|
/*host communication registers difinitions*/
|
||
|
|
#define KS8695_DSCP_HIGH 0xE834
|
||
|
|
#define KS8695_DSCP_LOW 0xE838
|
||
|
|
#define KS8695_SWITCH_MAC_HIGH 0xE83C
|
||
|
|
#define KS8695_SWITCH_MAC_LOW 0xE840
|
||
|
|
|
||
|
|
/*miscellaneours registers difinitions*/
|
||
|
|
#define KS8695_MANAGE_COUNTER 0xE844
|
||
|
|
#define KS8695_MANAGE_DATA 0xE848
|
||
|
|
#define KS8695_LAN12_POWERMAGR 0xE84C
|
||
|
|
#define KS8695_LAN34_POWERMAGR 0xE850
|
||
|
|
|
||
|
|
#define KS8695_DEVICE_ID 0xEA00
|
||
|
|
#define KS8695_REVISION_ID 0xEA04
|
||
|
|
|
||
|
|
#define KS8695_MISC_CONTROL 0xEA08
|
||
|
|
#define KS8695_WAN_CONTROL 0xEA0C
|
||
|
|
#define KS8695_WAN_POWERMAGR 0xEA10
|
||
|
|
#define KS8695_WAN_PHY_CONTROL 0xEA14
|
||
|
|
#define KS8695_WAN_PHY_STATUS 0xEA18
|
||
|
|
|
||
|
|
/* bus clock definitions*/
|
||
|
|
#define KS8695_BUS_CLOCK_125MHZ 0x0
|
||
|
|
#define KS8695_BUS_CLOCK_100MHZ 0x1
|
||
|
|
#define KS8695_BUS_CLOCK_62MHZ 0x2
|
||
|
|
#define KS8695_BUS_CLOCK_50MHZ 0x3
|
||
|
|
#define KS8695_BUS_CLOCK_41MHZ 0x4
|
||
|
|
#define KS8695_BUS_CLOCK_33MHZ 0x5
|
||
|
|
#define KS8695_BUS_CLOCK_31MHZ 0x6
|
||
|
|
#define KS8695_BUS_CLOCK_25MHZ 0x7
|
||
|
|
|
||
|
|
/* -------------------------------------------------------------------------------
|
||
|
|
* definations for IRQ
|
||
|
|
* -------------------------------------------------------------------------------*/
|
||
|
|
|
||
|
|
#define KS8695_INT_EXT_INT0 2
|
||
|
|
#define KS8695_INT_EXT_INT1 3
|
||
|
|
#define KS8695_INT_EXT_INT2 4
|
||
|
|
#define KS8695_INT_EXT_INT3 5
|
||
|
|
#define KS8695_INT_TIMERINT0 6
|
||
|
|
#define KS8695_INT_TIMERINT1 7
|
||
|
|
#define KS8695_INT_UART_TX 8
|
||
|
|
#define KS8695_INT_UART_RX 9
|
||
|
|
#define KS8695_INT_UART_LINE_ERR 10
|
||
|
|
#define KS8695_INT_UART_MODEMS 11
|
||
|
|
#define KS8695_INT_LAN_STOP_RX 12
|
||
|
|
#define KS8695_INT_LAN_STOP_TX 13
|
||
|
|
#define KS8695_INT_LAN_BUF_RX_STATUS 14
|
||
|
|
#define KS8695_INT_LAN_BUF_TX_STATUS 15
|
||
|
|
#define KS8695_INT_LAN_RX_STATUS 16
|
||
|
|
#define KS8695_INT_LAN_TX_STATUS 17
|
||
|
|
#define KS8695_INT_HPAN_STOP_RX 18
|
||
|
|
#define KS8695_INT_HPNA_STOP_TX 19
|
||
|
|
#define KS8695_INT_HPNA_BUF_RX_STATUS 20
|
||
|
|
#define KS8695_INT_HPNA_BUF_TX_STATUS 21
|
||
|
|
#define KS8695_INT_HPNA_RX_STATUS 22
|
||
|
|
#define KS8695_INT_HPNA_TX_STATUS 23
|
||
|
|
#define KS8695_INT_BUS_ERROR 24
|
||
|
|
#define KS8695_INT_WAN_STOP_RX 25
|
||
|
|
#define KS8695_INT_WAN_STOP_TX 26
|
||
|
|
#define KS8695_INT_WAN_BUF_RX_STATUS 27
|
||
|
|
#define KS8695_INT_WAN_BUF_TX_STATUS 28
|
||
|
|
#define KS8695_INT_WAN_RX_STATUS 29
|
||
|
|
#define KS8695_INT_WAN_TX_STATUS 30
|
||
|
|
|
||
|
|
#define KS8695_INT_UART KS8695_INT_UART_TX
|
||
|
|
|
||
|
|
/* -------------------------------------------------------------------------------
|
||
|
|
* Interrupt bit positions
|
||
|
|
*
|
||
|
|
* -------------------------------------------------------------------------------
|
||
|
|
*/
|
||
|
|
|
||
|
|
#define KS8695_INTMASK_EXT_INT0 ( 1 << KS8695_INT_EXT_INT0 )
|
||
|
|
#define KS8695_INTMASK_EXT_INT1 ( 1 << KS8695_INT_EXT_INT1 )
|
||
|
|
#define KS8695_INTMASK_EXT_INT2 ( 1 << KS8695_INT_EXT_INT2 )
|
||
|
|
#define KS8695_INTMASK_EXT_INT3 ( 1 << KS8695_INT_EXT_INT3 )
|
||
|
|
#define KS8695_INTMASK_TIMERINT0 ( 1 << KS8695_INT_TIMERINT0 )
|
||
|
|
#define KS8695_INTMASK_TIMERINT1 ( 1 << KS8695_INT_TIMERINT1 )
|
||
|
|
#define KS8695_INTMASK_UART_TX ( 1 << KS8695_INT_UART_TX )
|
||
|
|
#define KS8695_INTMASK_UART_RX ( 1 << KS8695_INT_UART_RX )
|
||
|
|
#define KS8695_INTMASK_UART_LINE_ERR ( 1 << KS8695_INT_UART_LINE_ERR )
|
||
|
|
#define KS8695_INTMASK_UART_MODEMS ( 1 << KS8695_INT_UART_MODEMS )
|
||
|
|
#define KS8695_INTMASK_LAN_STOP_RX ( 1 << KS8695_INT_LAN_STOP_RX )
|
||
|
|
#define KS8695_INTMASK_LAN_STOP_TX ( 1 << KS8695_INT_LAN_STOP_TX )
|
||
|
|
#define KS8695_INTMASK_LAN_BUF_RX_STATUS ( 1 << KS8695_INT_LAN_BUF_RX_STATUS )
|
||
|
|
#define KS8695_INTMASK_LAN_BUF_TX_STATUS ( 1 << KS8695_INT_LAN_BUF_TX_STATUS )
|
||
|
|
#define KS8695_INTMASK_LAN_RX_STATUS ( 1 << KS8695_INT_LAN_RX_STATUS )
|
||
|
|
#define KS8695_INTMASK_LAN_TX_STATUS ( 1 << KS8695_INT_LAN_RX_STATUS )
|
||
|
|
#define KS8695_INTMASK_HPAN_STOP_RX ( 1 << KS8695_INT_HPAN_STOP_RX )
|
||
|
|
#define KS8695_INTMASK_HPNA_STOP_TX ( 1 << KS8695_INT_HPNA_STOP_TX )
|
||
|
|
#define KS8695_INTMASK_HPNA_BUF_RX_STATUS ( 1 << KS8695_INT_HPNA_BUF_RX_STATUS )
|
||
|
|
#define KS8695_INTMAKS_HPNA_BUF_TX_STATUS ( 1 << KS8695_INT_HPNA_BUF_TX_STATUS
|
||
|
|
#define KS8695_INTMASK_HPNA_RX_STATUS ( 1 << KS8695_INT_HPNA_RX_STATUS )
|
||
|
|
#define KS8695_INTMASK_HPNA_TX_STATUS ( 1 << KS8695_INT_HPNA_TX_STATUS )
|
||
|
|
#define KS8695_INTMASK_BUS_ERROR ( 1 << KS8695_INT_BUS_ERROR )
|
||
|
|
#define KS8695_INTMASK_WAN_STOP_RX ( 1 << KS8695_INT_WAN_STOP_RX )
|
||
|
|
#define KS8695_INTMASK_WAN_STOP_TX ( 1 << KS8695_INT_WAN_STOP_TX )
|
||
|
|
#define KS8695_INTMASK_WAN_BUF_RX_STATUS ( 1 << KS8695_INT_WAN_BUF_RX_STATUS )
|
||
|
|
#define KS8695_INTMASK_WAN_BUF_TX_STATUS ( 1 << KS8695_INT_WAN_BUF_TX_STATUS )
|
||
|
|
#define KS8695_INTMASK_WAN_RX_STATUS ( 1 << KS8695_INT_WAN_RX_STATUS )
|
||
|
|
#define KS8695_INTMASK_WAN_TX_STATUS ( 1 << KS8695_INT_WAN_TX_STATUS )
|
||
|
|
|
||
|
|
#define KS8695_SC_VALID_INT 0xFFFFFFFF
|
||
|
|
#define MAXIRQNUM 31
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Timer definitions
|
||
|
|
*
|
||
|
|
* Use timer 1 & 2
|
||
|
|
* (both run at 25MHz).
|
||
|
|
*
|
||
|
|
*/
|
||
|
|
#define TICKS_PER_uSEC 25
|
||
|
|
#define mSEC_1 1000
|
||
|
|
#define mSEC_10 (mSEC_1 * 10)
|
||
|
|
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* END */
|