2004-09-29 11:02:56 +00:00
|
|
|
/*
|
|
|
|
* (C) Copyright 2002
|
|
|
|
* Rich Ireland, Enterasys Networks, rireland@enterasys.com.
|
|
|
|
* Keith Outwater, keith_outwater@mvis.com.
|
|
|
|
*
|
2013-07-08 07:37:19 +00:00
|
|
|
* SPDX-License-Identifier: GPL-2.0+
|
2004-09-29 11:02:56 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Virtex2 FPGA configuration support for the QUANTUM computer
|
|
|
|
*/
|
|
|
|
int fpga_boot(unsigned char *fpgadata, int size);
|
|
|
|
|
|
|
|
#define ERROR_FPGA_PRG_INIT_LOW -1 /* Timeout after PRG* asserted */
|
|
|
|
#define ERROR_FPGA_PRG_INIT_HIGH -2 /* Timeout after PRG* deasserted */
|
|
|
|
#define ERROR_FPGA_PRG_DONE -3 /* Timeout after programming */
|