mirror of
https://github.com/AsahiLinux/u-boot
synced 2025-01-13 05:38:51 +00:00
48 lines
1.2 KiB
INI
48 lines
1.2 KiB
INI
|
/*
|
||
|
|
* Copyright (C) 2014 Marek Vasut <marex@denx.de>
|
||
|
|
*
|
||
|
|
* SPDX-License-Identifier: GPL-2.0+
|
||
|
|
*
|
||
|
|
* Refer docs/README.imxmage for more details about how-to configure
|
||
|
|
* and create imximage boot image
|
||
|
|
*
|
||
|
|
* The syntax is taken as close as possible with the kwbimage
|
||
|
|
*/
|
||
|
|
|
||
|
|
/* image version */
|
||
|
|
IMAGE_VERSION 2
|
||
|
|
|
||
|
|
/* Boot Device : sd */
|
||
|
|
BOOT_FROM sd
|
||
|
|
|
||
|
|
#define __ASSEMBLY__
|
||
|
|
#include <config.h>
|
||
|
|
#include "asm/arch/iomux.h"
|
||
|
|
#include "asm/arch/crm_regs.h"
|
||
|
|
|
||
|
|
/* set the default clock gate to save power */
|
||
|
|
DATA 4, CCM_CCGR0, 0x00C03F3F
|
||
|
|
DATA 4, CCM_CCGR1, 0x0030FC03
|
||
|
|
DATA 4, CCM_CCGR2, 0x0FFFC000
|
||
|
|
DATA 4, CCM_CCGR3, 0x3FF00000
|
||
|
|
DATA 4, CCM_CCGR4, 0xFFFFF300 /* enable NAND/GPMI/BCH clocks */
|
||
|
|
DATA 4, CCM_CCGR5, 0x0F0000C3
|
||
|
|
DATA 4, CCM_CCGR6, 0x000003FF
|
||
|
|
|
||
|
|
/* enable AXI cache for VDOA/VPU/IPU */
|
||
|
|
DATA 4, MX6_IOMUXC_GPR4, 0xF00000CF
|
||
|
|
/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
|
||
|
|
DATA 4, MX6_IOMUXC_GPR6, 0x007F007F
|
||
|
|
DATA 4, MX6_IOMUXC_GPR7, 0x007F007F
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Setup CCM_CCOSR register as follows:
|
||
|
|
*
|
||
|
|
* cko1_en = 1 --> CKO1 enabled
|
||
|
|
* cko1_div = 111 --> divide by 8
|
||
|
|
* cko1_sel = 1011 --> ahb_clk_root
|
||
|
|
*
|
||
|
|
* This sets CKO1 at ahb_clk_root/8 = 132/8 = 16.5 MHz
|
||
|
|
*/
|
||
|
|
DATA 4, CCM_CCOSR, 0x000000fb
|