2002-07-20 20:14:13 +00:00
|
|
|
/*
|
|
|
|
|
* Copyright (C) 2000 Murray Jensen <Murray.Jensen@cmst.csiro.au>
|
|
|
|
|
*
|
2013-07-08 07:37:19 +00:00
|
|
|
* SPDX-License-Identifier: GPL-2.0+
|
2002-07-20 20:14:13 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#include <config.h>
|
|
|
|
|
#include <command.h>
|
|
|
|
|
#include <mpc8260.h>
|
|
|
|
|
|
|
|
|
|
#include <ppc_asm.tmpl>
|
|
|
|
|
#include <ppc_defs.h>
|
|
|
|
|
|
|
|
|
|
#include <asm/cache.h>
|
|
|
|
|
#include <asm/mmu.h>
|
|
|
|
|
|
2007-07-10 00:06:00 +00:00
|
|
|
#if defined(CONFIG_CMD_KGDB)
|
2002-07-20 20:14:13 +00:00
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* cache flushing routines for kgdb
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
.globl kgdb_flush_cache_all
|
|
|
|
|
kgdb_flush_cache_all:
|
|
|
|
|
mfspr r3, HID0
|
|
|
|
|
ori r3, r3, HID0_ICFI|HID0_DCI /* Invalidate All */
|
|
|
|
|
SYNC
|
|
|
|
|
mtspr HID0, r3
|
|
|
|
|
blr
|
|
|
|
|
|
|
|
|
|
.globl kgdb_flush_cache_range
|
|
|
|
|
kgdb_flush_cache_range:
|
2008-10-16 13:01:15 +00:00
|
|
|
li r5,CONFIG_SYS_CACHELINE_SIZE-1
|
2002-07-20 20:14:13 +00:00
|
|
|
andc r3,r3,r5
|
|
|
|
|
subf r4,r3,r4
|
|
|
|
|
add r4,r4,r5
|
2008-10-16 13:01:15 +00:00
|
|
|
srwi. r4,r4,CONFIG_SYS_CACHELINE_SHIFT
|
2002-07-20 20:14:13 +00:00
|
|
|
beqlr
|
|
|
|
|
mtctr r4
|
|
|
|
|
mr r6,r3
|
|
|
|
|
1: dcbst 0,r3
|
2008-10-16 13:01:15 +00:00
|
|
|
addi r3,r3,CONFIG_SYS_CACHELINE_SIZE
|
2002-07-20 20:14:13 +00:00
|
|
|
bdnz 1b
|
|
|
|
|
sync /* wait for dcbst's to get to ram */
|
|
|
|
|
mtctr r4
|
|
|
|
|
2: icbi 0,r6
|
2008-10-16 13:01:15 +00:00
|
|
|
addi r6,r6,CONFIG_SYS_CACHELINE_SIZE
|
2002-07-20 20:14:13 +00:00
|
|
|
bdnz 2b
|
|
|
|
|
SYNC
|
|
|
|
|
blr
|
|
|
|
|
|
2007-07-10 15:27:39 +00:00
|
|
|
#endif
|
