2013-04-22 12:56:49 +00:00
|
|
|
/*
|
|
|
|
* (C) Copyright 2013 Inc.
|
|
|
|
*
|
|
|
|
* Xilinx Zynq SD Host Controller Interface
|
|
|
|
*
|
2013-07-08 07:37:19 +00:00
|
|
|
* SPDX-License-Identifier: GPL-2.0+
|
2013-04-22 12:56:49 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
#include <common.h>
|
2014-02-24 10:16:31 +00:00
|
|
|
#include <fdtdec.h>
|
|
|
|
#include <libfdt.h>
|
2013-04-22 12:56:49 +00:00
|
|
|
#include <malloc.h>
|
|
|
|
#include <sdhci.h>
|
|
|
|
#include <asm/arch/sys_proto.h>
|
|
|
|
|
2015-01-14 15:11:47 +00:00
|
|
|
int zynq_sdhci_init(phys_addr_t regbase)
|
2013-04-22 12:56:49 +00:00
|
|
|
{
|
|
|
|
struct sdhci_host *host = NULL;
|
|
|
|
|
|
|
|
host = (struct sdhci_host *)malloc(sizeof(struct sdhci_host));
|
|
|
|
if (!host) {
|
|
|
|
printf("zynq_sdhci_init: sdhci_host malloc fail\n");
|
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
host->name = "zynq_sdhci";
|
|
|
|
host->ioaddr = (void *)regbase;
|
2014-01-22 08:17:09 +00:00
|
|
|
host->quirks = SDHCI_QUIRK_NO_CD | SDHCI_QUIRK_WAIT_SEND_CMD |
|
|
|
|
SDHCI_QUIRK_BROKEN_R1B;
|
2013-04-22 12:56:49 +00:00
|
|
|
host->version = sdhci_readw(host, SDHCI_HOST_VERSION);
|
|
|
|
|
|
|
|
host->host_caps = MMC_MODE_HC;
|
|
|
|
|
|
|
|
add_sdhci(host, 52000000, 52000000 >> 9);
|
|
|
|
return 0;
|
|
|
|
}
|
2014-02-24 10:16:31 +00:00
|
|
|
|
|
|
|
#ifdef CONFIG_OF_CONTROL
|
|
|
|
int zynq_sdhci_of_init(const void *blob)
|
|
|
|
{
|
|
|
|
int offset = 0;
|
|
|
|
u32 ret = 0;
|
2015-01-14 15:11:47 +00:00
|
|
|
phys_addr_t reg;
|
2014-02-24 10:16:31 +00:00
|
|
|
|
|
|
|
debug("ZYNQ SDHCI: Initialization\n");
|
|
|
|
|
|
|
|
do {
|
|
|
|
offset = fdt_node_offset_by_compatible(blob, offset,
|
|
|
|
"arasan,sdhci-8.9a");
|
|
|
|
if (offset != -1) {
|
|
|
|
reg = fdtdec_get_addr(blob, offset, "reg");
|
|
|
|
if (reg != FDT_ADDR_T_NONE) {
|
|
|
|
ret |= zynq_sdhci_init(reg);
|
|
|
|
} else {
|
|
|
|
debug("ZYNQ SDHCI: Can't get base address\n");
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
} while (offset != -1);
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
#endif
|