u-boot/arch/arm/include/asm/arch-rockchip/sdram_px30.h

135 lines
3.6 KiB
C
Raw Normal View History

/* SPDX-License-Identifier: GPL-2.0+ */
/*
* Copyright (C) 2018 Rockchip Electronics Co., Ltd
*/
#ifndef _ASM_ARCH_SDRAM_PX30_H
#define _ASM_ARCH_SDRAM_PX30_H
#include <asm/arch-rockchip/sdram_common.h>
#include <asm/arch-rockchip/sdram_msch.h>
#include <asm/arch-rockchip/sdram_pctl_px30.h>
#include <asm/arch-rockchip/sdram_phy_px30.h>
#include <asm/arch-rockchip/sdram_phy_ron_rtt_px30.h>
#define SR_IDLE 93
#define PD_IDLE 13
/* PMUGRF */
#define PMUGRF_OS_REG0 (0x200)
#define PMUGRF_OS_REG(n) (PMUGRF_OS_REG0 + (n) * 4)
/* DDR GRF */
#define DDR_GRF_CON(n) (0 + (n) * 4)
#define DDR_GRF_STATUS_BASE (0X100)
#define DDR_GRF_STATUS(n) (DDR_GRF_STATUS_BASE + (n) * 4)
#define DDR_GRF_LP_CON (0x20)
#define SPLIT_MODE_32_L16_VALID (0)
#define SPLIT_MODE_32_H16_VALID (1)
#define SPLIT_MODE_16_L8_VALID (2)
#define SPLIT_MODE_16_H8_VALID (3)
#define DDR_GRF_SPLIT_CON (0x8)
#define SPLIT_MODE_MASK (0x3)
#define SPLIT_MODE_OFFSET (9)
#define SPLIT_BYPASS_MASK (1)
#define SPLIT_BYPASS_OFFSET (8)
#define SPLIT_SIZE_MASK (0xff)
#define SPLIT_SIZE_OFFSET (0)
/* CRU define */
/* CRU_PLL_CON0 */
#define PB(n) ((0x1 << (15 + 16)) | ((n) << 15))
#define POSTDIV1(n) ((0x7 << (12 + 16)) | ((n) << 12))
#define FBDIV(n) ((0xFFF << 16) | (n))
/* CRU_PLL_CON1 */
#define RSTMODE(n) ((0x1 << (15 + 16)) | ((n) << 15))
#define RST(n) ((0x1 << (14 + 16)) | ((n) << 14))
#define PD(n) ((0x1 << (13 + 16)) | ((n) << 13))
#define DSMPD(n) ((0x1 << (12 + 16)) | ((n) << 12))
#define LOCK(n) (((n) >> 10) & 0x1)
#define POSTDIV2(n) ((0x7 << (6 + 16)) | ((n) << 6))
#define REFDIV(n) ((0x3F << 16) | (n))
/* CRU_MODE */
#define CLOCK_FROM_XIN_OSC (0)
#define CLOCK_FROM_PLL (1)
#define CLOCK_FROM_RTC_32K (2)
#define DPLL_MODE(n) ((0x3 << (4 + 16)) | ((n) << 4))
/* CRU_SOFTRESET_CON1 */
#define upctl2_psrstn_req(n) (((0x1 << 6) << 16) | ((n) << 6))
#define upctl2_asrstn_req(n) (((0x1 << 5) << 16) | ((n) << 5))
#define upctl2_srstn_req(n) (((0x1 << 4) << 16) | ((n) << 4))
/* CRU_SOFTRESET_CON2 */
#define ddrphy_psrstn_req(n) (((0x1 << 2) << 16) | ((n) << 2))
#define ddrphy_srstn_req(n) (((0x1 << 0) << 16) | ((n) << 0))
/* CRU register */
#define CRU_PLL_CON(pll_id, n) ((pll_id) * 0x20 + (n) * 4)
#define CRU_MODE (0xa0)
#define CRU_GLB_CNT_TH (0xb0)
#define CRU_CLKSEL_CON_BASE 0x100
#define CRU_CLKSELS_CON(i) (CRU_CLKSEL_CON_BASE + ((i) * 4))
#define CRU_CLKGATE_CON_BASE 0x200
#define CRU_CLKGATE_CON(i) (CRU_CLKGATE_CON_BASE + ((i) * 4))
#define CRU_CLKSFTRST_CON_BASE 0x300
#define CRU_CLKSFTRST_CON(i) (CRU_CLKSFTRST_CON_BASE + ((i) * 4))
struct px30_ddr_grf_regs {
u32 ddr_grf_con[4];
u32 reserved1[(0x20 - 0x10) / 4];
u32 ddr_grf_lp_con;
u32 reserved2[(0x100 - 0x24) / 4];
u32 ddr_grf_status[11];
};
struct msch_regs {
u32 coreid;
u32 revisionid;
u32 deviceconf;
u32 devicesize;
u32 ddrtiminga0;
u32 ddrtimingb0;
u32 ddrtimingc0;
u32 devtodev0;
u32 reserved1[(0x110 - 0x20) / 4];
u32 ddrmode;
u32 ddr4timing;
u32 reserved2[(0x1000 - 0x118) / 4];
u32 agingx0;
u32 reserved3[(0x1040 - 0x1004) / 4];
u32 aging0;
u32 aging1;
u32 aging2;
u32 aging3;
};
struct sdram_msch_timings {
union noc_ddrtiminga0 ddrtiminga0;
union noc_ddrtimingb0 ddrtimingb0;
union noc_ddrtimingc0 ddrtimingc0;
union noc_devtodev0 devtodev0;
union noc_ddrmode ddrmode;
union noc_ddr4timing ddr4timing;
u32 agingx0;
};
struct px30_sdram_channel {
struct sdram_cap_info cap_info;
struct sdram_msch_timings noc_timings;
};
struct px30_sdram_params {
struct px30_sdram_channel ch;
struct sdram_base_params base;
struct ddr_pctl_regs pctl_regs;
struct ddr_phy_regs phy_regs;
struct ddr_phy_skew *skew;
};
int sdram_init(void);
#endif