2010-02-05 14:13:58 +00:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2007, Guennadi Liakhovetski <lg@denx.de>
|
|
|
|
*
|
|
|
|
* (C) Copyright 2009 Freescale Semiconductor, Inc.
|
|
|
|
*
|
|
|
|
* Configuration settings for the MX51EVK Board
|
|
|
|
*
|
2013-07-08 07:37:19 +00:00
|
|
|
* SPDX-License-Identifier: GPL-2.0+
|
2010-02-05 14:13:58 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __CONFIG_H
|
|
|
|
#define __CONFIG_H
|
|
|
|
|
|
|
|
/* High Level Configuration Options */
|
|
|
|
|
2015-10-26 11:47:42 +00:00
|
|
|
#define CONFIG_SYS_FSL_CLK
|
2011-01-24 00:14:27 +00:00
|
|
|
#define CONFIG_SYS_TEXT_BASE 0x97800000
|
|
|
|
|
2011-01-03 22:27:35 +00:00
|
|
|
#include <asm/arch/imx-regs.h>
|
2010-02-05 14:13:58 +00:00
|
|
|
|
2011-10-24 08:24:28 +00:00
|
|
|
#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
|
|
|
|
#define CONFIG_SETUP_MEMORY_TAGS
|
|
|
|
#define CONFIG_INITRD_TAG
|
2012-09-18 04:48:42 +00:00
|
|
|
#define CONFIG_REVISION_TAG
|
2010-02-05 14:13:58 +00:00
|
|
|
|
2011-09-22 08:07:18 +00:00
|
|
|
#define CONFIG_MACH_TYPE MACH_TYPE_MX51_BABBAGE
|
2010-02-05 14:13:58 +00:00
|
|
|
/*
|
|
|
|
* Size of malloc() pool
|
|
|
|
*/
|
2012-05-09 06:39:41 +00:00
|
|
|
#define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024)
|
2010-02-05 14:13:58 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Hardware drivers
|
|
|
|
*/
|
2013-04-23 10:17:43 +00:00
|
|
|
#define CONFIG_FSL_IIM
|
|
|
|
|
2010-02-05 14:13:58 +00:00
|
|
|
#define CONFIG_MXC_UART
|
2011-11-22 14:22:39 +00:00
|
|
|
#define CONFIG_MXC_UART_BASE UART1_BASE
|
2011-08-21 21:29:52 +00:00
|
|
|
#define CONFIG_MXC_GPIO
|
2010-02-05 14:13:58 +00:00
|
|
|
|
2010-03-16 16:22:21 +00:00
|
|
|
/*
|
|
|
|
* SPI Configs
|
|
|
|
* */
|
|
|
|
|
|
|
|
#define CONFIG_MXC_SPI
|
|
|
|
|
2011-10-08 08:59:20 +00:00
|
|
|
/* PMIC Controller */
|
2012-11-13 03:22:14 +00:00
|
|
|
#define CONFIG_POWER
|
|
|
|
#define CONFIG_POWER_SPI
|
|
|
|
#define CONFIG_POWER_FSL
|
2010-03-16 16:22:21 +00:00
|
|
|
#define CONFIG_FSL_PMIC_BUS 0
|
|
|
|
#define CONFIG_FSL_PMIC_CS 0
|
|
|
|
#define CONFIG_FSL_PMIC_CLK 2500000
|
2010-08-23 18:41:19 +00:00
|
|
|
#define CONFIG_FSL_PMIC_MODE (SPI_MODE_0 | SPI_CS_HIGH)
|
2011-10-08 08:59:20 +00:00
|
|
|
#define CONFIG_FSL_PMIC_BITLEN 32
|
2011-10-24 06:44:16 +00:00
|
|
|
#define CONFIG_RTC_MC13XXX
|
2010-03-16 16:22:21 +00:00
|
|
|
|
2010-02-05 14:13:58 +00:00
|
|
|
/*
|
|
|
|
* MMC Configs
|
|
|
|
* */
|
|
|
|
#define CONFIG_FSL_ESDHC
|
2014-09-16 23:03:40 +00:00
|
|
|
#define CONFIG_SYS_FSL_ESDHC_ADDR MMC_SDHC1_BASE_ADDR
|
2010-02-05 14:13:58 +00:00
|
|
|
#define CONFIG_SYS_FSL_ESDHC_NUM 2
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Eth Configs
|
|
|
|
*/
|
|
|
|
#define CONFIG_MII
|
|
|
|
|
|
|
|
#define CONFIG_FEC_MXC
|
|
|
|
#define IMX_FEC_BASE FEC_BASE_ADDR
|
|
|
|
#define CONFIG_FEC_MXC_PHYADDR 0x1F
|
|
|
|
|
2011-11-11 13:03:38 +00:00
|
|
|
/* USB Configs */
|
|
|
|
#define CONFIG_USB_EHCI_MX5
|
|
|
|
#define CONFIG_MXC_USB_PORT 1
|
|
|
|
#define CONFIG_MXC_USB_PORTSC PORT_PTS_ULPI
|
|
|
|
#define CONFIG_MXC_USB_FLAGS MXC_EHCI_POWER_PINS_ENABLED
|
|
|
|
|
2012-05-09 06:39:41 +00:00
|
|
|
/* Framebuffer and LCD */
|
|
|
|
#define CONFIG_PREBOOT
|
2012-05-31 07:23:56 +00:00
|
|
|
#define CONFIG_VIDEO_IPUV3
|
2012-05-09 06:39:41 +00:00
|
|
|
#define CONFIG_VIDEO_BMP_RLE8
|
|
|
|
#define CONFIG_SPLASH_SCREEN
|
|
|
|
#define CONFIG_BMP_16BPP
|
|
|
|
#define CONFIG_VIDEO_LOGO
|
|
|
|
|
2010-02-05 14:13:58 +00:00
|
|
|
/* allow to overwrite serial and ethaddr */
|
|
|
|
#define CONFIG_ENV_OVERWRITE
|
|
|
|
#define CONFIG_CONS_INDEX 1
|
|
|
|
|
2011-10-17 08:21:56 +00:00
|
|
|
#define CONFIG_ETHPRIME "FEC0"
|
2010-02-05 14:13:58 +00:00
|
|
|
|
2013-04-19 11:04:36 +00:00
|
|
|
#define CONFIG_LOADADDR 0x92000000 /* loadaddr env var */
|
2010-02-05 14:13:58 +00:00
|
|
|
|
2010-10-25 15:20:30 +00:00
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
|
|
"script=boot.scr\0" \
|
2014-01-16 21:58:00 +00:00
|
|
|
"image=zImage\0" \
|
2013-04-19 11:04:36 +00:00
|
|
|
"fdt_file=imx51-babbage.dtb\0" \
|
|
|
|
"fdt_addr=0x91000000\0" \
|
|
|
|
"boot_fdt=try\0" \
|
|
|
|
"ip_dyn=yes\0" \
|
2010-10-25 15:20:30 +00:00
|
|
|
"mmcdev=0\0" \
|
2013-06-28 21:52:43 +00:00
|
|
|
"mmcpart=1\0" \
|
|
|
|
"mmcroot=/dev/mmcblk0p2 rootwait rw\0" \
|
2010-10-25 15:20:30 +00:00
|
|
|
"mmcargs=setenv bootargs console=ttymxc0,${baudrate} " \
|
2013-04-19 11:04:37 +00:00
|
|
|
"root=${mmcroot}\0" \
|
2010-10-25 15:20:30 +00:00
|
|
|
"loadbootscript=" \
|
|
|
|
"fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
|
|
|
|
"bootscript=echo Running bootscript from mmc ...; " \
|
|
|
|
"source\0" \
|
2014-01-16 21:58:00 +00:00
|
|
|
"loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
|
2013-04-19 11:04:36 +00:00
|
|
|
"loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
|
2010-10-25 15:20:30 +00:00
|
|
|
"mmcboot=echo Booting from mmc ...; " \
|
|
|
|
"run mmcargs; " \
|
2013-04-19 11:04:36 +00:00
|
|
|
"if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
|
|
|
|
"if run loadfdt; then " \
|
2014-01-16 21:58:00 +00:00
|
|
|
"bootz ${loadaddr} - ${fdt_addr}; " \
|
2013-04-19 11:04:36 +00:00
|
|
|
"else " \
|
|
|
|
"if test ${boot_fdt} = try; then " \
|
2014-01-16 21:58:00 +00:00
|
|
|
"bootz; " \
|
2013-04-19 11:04:36 +00:00
|
|
|
"else " \
|
|
|
|
"echo WARN: Cannot load the DT; " \
|
|
|
|
"fi; " \
|
|
|
|
"fi; " \
|
|
|
|
"else " \
|
2014-01-16 21:58:00 +00:00
|
|
|
"bootz; " \
|
2013-04-19 11:04:36 +00:00
|
|
|
"fi;\0" \
|
2010-10-25 15:20:30 +00:00
|
|
|
"netargs=setenv bootargs console=ttymxc0,${baudrate} " \
|
|
|
|
"root=/dev/nfs " \
|
|
|
|
"ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
|
|
|
|
"netboot=echo Booting from net ...; " \
|
|
|
|
"run netargs; " \
|
2013-04-19 11:04:36 +00:00
|
|
|
"if test ${ip_dyn} = yes; then " \
|
|
|
|
"setenv get_cmd dhcp; " \
|
|
|
|
"else " \
|
|
|
|
"setenv get_cmd tftp; " \
|
|
|
|
"fi; " \
|
2014-01-16 21:58:00 +00:00
|
|
|
"${get_cmd} ${image}; " \
|
2013-04-19 11:04:36 +00:00
|
|
|
"if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
|
|
|
|
"if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
|
2014-01-16 21:58:00 +00:00
|
|
|
"bootz ${loadaddr} - ${fdt_addr}; " \
|
2013-04-19 11:04:36 +00:00
|
|
|
"else " \
|
|
|
|
"if test ${boot_fdt} = try; then " \
|
2014-01-16 21:58:00 +00:00
|
|
|
"bootz; " \
|
2013-04-19 11:04:36 +00:00
|
|
|
"else " \
|
|
|
|
"echo ERROR: Cannot load the DT; " \
|
|
|
|
"exit; " \
|
|
|
|
"fi; " \
|
|
|
|
"fi; " \
|
|
|
|
"else " \
|
2014-01-16 21:58:00 +00:00
|
|
|
"bootz; " \
|
2013-04-19 11:04:36 +00:00
|
|
|
"fi;\0"
|
2010-10-25 15:20:30 +00:00
|
|
|
|
|
|
|
#define CONFIG_BOOTCOMMAND \
|
2012-10-01 05:06:52 +00:00
|
|
|
"mmc dev ${mmcdev}; if mmc rescan; then " \
|
2010-10-25 15:20:30 +00:00
|
|
|
"if run loadbootscript; then " \
|
|
|
|
"run bootscript; " \
|
|
|
|
"else " \
|
2014-01-16 21:58:00 +00:00
|
|
|
"if run loadimage; then " \
|
2010-10-25 15:20:30 +00:00
|
|
|
"run mmcboot; " \
|
|
|
|
"else run netboot; " \
|
|
|
|
"fi; " \
|
|
|
|
"fi; " \
|
|
|
|
"else run netboot; fi"
|
2010-02-05 14:13:58 +00:00
|
|
|
|
|
|
|
#define CONFIG_ARP_TIMEOUT 200UL
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Miscellaneous configurable options
|
|
|
|
*/
|
|
|
|
#define CONFIG_SYS_LONGHELP /* undef to save memory */
|
|
|
|
#define CONFIG_AUTO_COMPLETE
|
|
|
|
|
|
|
|
#define CONFIG_SYS_MEMTEST_START 0x90000000
|
2012-02-09 14:25:08 +00:00
|
|
|
#define CONFIG_SYS_MEMTEST_END 0x90010000
|
2010-02-05 14:13:58 +00:00
|
|
|
|
|
|
|
#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
|
|
|
|
|
|
|
|
#define CONFIG_CMDLINE_EDITING
|
|
|
|
|
|
|
|
/*-----------------------------------------------------------------------
|
|
|
|
* Physical Memory Map
|
|
|
|
*/
|
|
|
|
#define CONFIG_NR_DRAM_BANKS 1
|
|
|
|
#define PHYS_SDRAM_1 CSD0_BASE_ADDR
|
|
|
|
#define PHYS_SDRAM_1_SIZE (512 * 1024 * 1024)
|
|
|
|
|
2010-10-28 02:13:15 +00:00
|
|
|
#define CONFIG_SYS_SDRAM_BASE (PHYS_SDRAM_1)
|
|
|
|
#define CONFIG_SYS_INIT_RAM_ADDR (IRAM_BASE_ADDR)
|
|
|
|
#define CONFIG_SYS_INIT_RAM_SIZE (IRAM_SIZE)
|
|
|
|
|
|
|
|
#define CONFIG_SYS_INIT_SP_OFFSET \
|
|
|
|
(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
|
|
|
|
#define CONFIG_SYS_INIT_SP_ADDR \
|
|
|
|
(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
|
|
|
|
|
2010-03-28 11:43:26 +00:00
|
|
|
#define CONFIG_SYS_DDR_CLKSEL 0
|
|
|
|
#define CONFIG_SYS_CLKTL_CBCDR 0x59E35100
|
2012-11-05 10:07:04 +00:00
|
|
|
#define CONFIG_SYS_MAIN_PWR_ON
|
2010-03-28 11:43:26 +00:00
|
|
|
|
2010-02-05 14:13:58 +00:00
|
|
|
/*-----------------------------------------------------------------------
|
2017-02-11 13:43:54 +00:00
|
|
|
* environment organization
|
2010-02-05 14:13:58 +00:00
|
|
|
*/
|
2010-11-17 08:01:18 +00:00
|
|
|
#define CONFIG_ENV_OFFSET (6 * 64 * 1024)
|
|
|
|
#define CONFIG_ENV_SIZE (8 * 1024)
|
|
|
|
#define CONFIG_SYS_MMC_ENV_DEV 0
|
2010-02-05 14:13:58 +00:00
|
|
|
|
|
|
|
#endif
|