mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-22 11:13:07 +00:00
237 lines
5.1 KiB
Text
237 lines
5.1 KiB
Text
|
// SPDX-License-Identifier: (GPL-2.0 OR MIT)
|
||
|
/*
|
||
|
* Copyright 2020 Compass Electronics Group, LLC
|
||
|
*/
|
||
|
|
||
|
/ {
|
||
|
leds {
|
||
|
compatible = "gpio-leds";
|
||
|
|
||
|
led-0 {
|
||
|
label = "gen_led0";
|
||
|
gpios = <&pca6416_1 4 GPIO_ACTIVE_HIGH>;
|
||
|
default-state = "off";
|
||
|
};
|
||
|
|
||
|
led-1 {
|
||
|
label = "gen_led1";
|
||
|
gpios = <&pca6416_1 5 GPIO_ACTIVE_HIGH>;
|
||
|
default-state = "off";
|
||
|
};
|
||
|
|
||
|
led-2 {
|
||
|
label = "gen_led2";
|
||
|
gpios = <&pca6416_1 6 GPIO_ACTIVE_HIGH>;
|
||
|
default-state = "off";
|
||
|
};
|
||
|
|
||
|
led-3 {
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_led3>;
|
||
|
label = "heartbeat";
|
||
|
gpios = <&gpio4 28 GPIO_ACTIVE_HIGH>;
|
||
|
linux,default-trigger = "heartbeat";
|
||
|
};
|
||
|
};
|
||
|
|
||
|
reg_usdhc2_vmmc: regulator-usdhc2 {
|
||
|
compatible = "regulator-fixed";
|
||
|
regulator-name = "vsd_3v3";
|
||
|
regulator-min-microvolt = <3300000>;
|
||
|
regulator-max-microvolt = <3300000>;
|
||
|
gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>;
|
||
|
enable-active-high;
|
||
|
};
|
||
|
|
||
|
reg_usb_otg_vbus: regulator-usb {
|
||
|
compatible = "regulator-fixed";
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_reg_usb_otg>;
|
||
|
regulator-name = "usb_otg_vbus";
|
||
|
regulator-min-microvolt = <5000000>;
|
||
|
regulator-max-microvolt = <5000000>;
|
||
|
gpio = <&gpio4 29 GPIO_ACTIVE_HIGH>;
|
||
|
enable-active-high;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
&ecspi2 {
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_espi2>;
|
||
|
cs-gpios = <&gpio5 9 GPIO_ACTIVE_LOW>;
|
||
|
status = "okay";
|
||
|
|
||
|
eeprom@0 {
|
||
|
compatible = "microchip,at25160bn", "atmel,at25";
|
||
|
reg = <0>;
|
||
|
spi-max-frequency = <5000000>;
|
||
|
spi-cpha;
|
||
|
spi-cpol;
|
||
|
pagesize = <32>;
|
||
|
size = <2048>;
|
||
|
address-width = <16>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
&i2c4 {
|
||
|
clock-frequency = <400000>;
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_i2c4>;
|
||
|
status = "okay";
|
||
|
|
||
|
pca6416_0: gpio@20 {
|
||
|
compatible = "nxp,pcal6416";
|
||
|
reg = <0x20>;
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_pcal6414>;
|
||
|
gpio-controller;
|
||
|
#gpio-cells = <2>;
|
||
|
interrupt-parent = <&gpio4>;
|
||
|
interrupts = <27 IRQ_TYPE_LEVEL_LOW>;
|
||
|
};
|
||
|
|
||
|
pca6416_1: gpio@21 {
|
||
|
compatible = "nxp,pcal6416";
|
||
|
reg = <0x21>;
|
||
|
gpio-controller;
|
||
|
#gpio-cells = <2>;
|
||
|
interrupt-parent = <&gpio4>;
|
||
|
interrupts = <27 IRQ_TYPE_LEVEL_LOW>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
&snvs_pwrkey {
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&uart2 { /* console */
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_uart2>;
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&uart3 {
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_uart3>;
|
||
|
assigned-clocks = <&clk IMX8MN_CLK_UART3>;
|
||
|
assigned-clock-parents = <&clk IMX8MN_SYS_PLL1_80M>;
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&usbotg1 {
|
||
|
vbus-supply = <®_usb_otg_vbus>;
|
||
|
disable-over-current;
|
||
|
dr_mode="otg";
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&usdhc2 {
|
||
|
pinctrl-names = "default", "state_100mhz", "state_200mhz";
|
||
|
pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
|
||
|
pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
|
||
|
pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
|
||
|
bus-width = <4>;
|
||
|
vmmc-supply = <®_usdhc2_vmmc>;
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&iomuxc {
|
||
|
pinctrl_espi2: espi2grp {
|
||
|
fsl,pins = <
|
||
|
MX8MN_IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK 0x82
|
||
|
MX8MN_IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI 0x82
|
||
|
MX8MN_IOMUXC_ECSPI2_MISO_ECSPI2_MISO 0x82
|
||
|
MX8MN_IOMUXC_ECSPI1_SS0_GPIO5_IO9 0x41
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_i2c2: i2c2grp {
|
||
|
fsl,pins = <
|
||
|
MX8MN_IOMUXC_I2C2_SCL_I2C2_SCL 0x400001c3
|
||
|
MX8MN_IOMUXC_I2C2_SDA_I2C2_SDA 0x400001c3
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_i2c4: i2c4grp {
|
||
|
fsl,pins = <
|
||
|
MX8MN_IOMUXC_I2C4_SCL_I2C4_SCL 0x400001c3
|
||
|
MX8MN_IOMUXC_I2C4_SDA_I2C4_SDA 0x400001c3
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_led3: led3grp {
|
||
|
fsl,pins = <
|
||
|
MX8MN_IOMUXC_SAI3_RXFS_GPIO4_IO28 0x41
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_pcal6414: pcal6414-gpiogrp {
|
||
|
fsl,pins = <
|
||
|
MX8MN_IOMUXC_SAI2_MCLK_GPIO4_IO27 0x19
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_reg_usb_otg: reg-otggrp {
|
||
|
fsl,pins = <
|
||
|
MX8MN_IOMUXC_SAI3_RXC_GPIO4_IO29 0x19
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_uart2: uart2grp {
|
||
|
fsl,pins = <
|
||
|
MX8MN_IOMUXC_UART2_RXD_UART2_DCE_RX 0x140
|
||
|
MX8MN_IOMUXC_UART2_TXD_UART2_DCE_TX 0x140
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_uart3: uart3grp {
|
||
|
fsl,pins = <
|
||
|
MX8MN_IOMUXC_ECSPI1_SCLK_UART3_DCE_RX 0x40
|
||
|
MX8MN_IOMUXC_ECSPI1_MOSI_UART3_DCE_TX 0x40
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_usdhc2_gpio: usdhc2gpiogrp {
|
||
|
fsl,pins = <
|
||
|
MX8MN_IOMUXC_SD2_CD_B_USDHC2_CD_B 0x41
|
||
|
MX8MN_IOMUXC_SD2_RESET_B_GPIO2_IO19 0x41
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_usdhc2: usdhc2grp {
|
||
|
fsl,pins = <
|
||
|
MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK 0x190
|
||
|
MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d0
|
||
|
MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d0
|
||
|
MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d0
|
||
|
MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d0
|
||
|
MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d0
|
||
|
MX8MN_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0x1d0
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
|
||
|
fsl,pins = <
|
||
|
MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK 0x194
|
||
|
MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d4
|
||
|
MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d4
|
||
|
MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d4
|
||
|
MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d4
|
||
|
MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d4
|
||
|
MX8MN_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0x1d0
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
|
||
|
fsl,pins = <
|
||
|
MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK 0x196
|
||
|
MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d6
|
||
|
MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d6
|
||
|
MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d6
|
||
|
MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d6
|
||
|
MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d6
|
||
|
MX8MN_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0x1d0
|
||
|
>;
|
||
|
};
|
||
|
};
|