2007-08-10 18:26:18 +00:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2007 Sergey Kubushyn <ksi@koi8.net>
|
|
|
|
*
|
2013-07-08 07:37:19 +00:00
|
|
|
* SPDX-License-Identifier: GPL-2.0+
|
2007-08-10 18:26:18 +00:00
|
|
|
*/
|
|
|
|
#ifndef _EMIF_DEFS_H_
|
|
|
|
#define _EMIF_DEFS_H_
|
|
|
|
|
|
|
|
#include <asm/arch/hardware.h>
|
|
|
|
|
2010-03-17 14:03:10 +00:00
|
|
|
struct davinci_emif_regs {
|
|
|
|
u_int32_t ercsr;
|
|
|
|
u_int32_t awccr;
|
|
|
|
u_int32_t sdbcr;
|
|
|
|
u_int32_t sdrcr;
|
|
|
|
u_int32_t ab1cr;
|
|
|
|
u_int32_t ab2cr;
|
|
|
|
u_int32_t ab3cr;
|
|
|
|
u_int32_t ab4cr;
|
|
|
|
u_int32_t sdtimr;
|
|
|
|
u_int32_t ddrsr;
|
|
|
|
u_int32_t ddrphycr;
|
|
|
|
u_int32_t ddrphysr;
|
|
|
|
u_int32_t totar;
|
|
|
|
u_int32_t totactr;
|
|
|
|
u_int32_t ddrphyid_rev;
|
|
|
|
u_int32_t sdsretr;
|
|
|
|
u_int32_t eirr;
|
|
|
|
u_int32_t eimr;
|
|
|
|
u_int32_t eimsr;
|
|
|
|
u_int32_t eimcr;
|
|
|
|
u_int32_t ioctrlr;
|
|
|
|
u_int32_t iostatr;
|
|
|
|
u_int8_t rsvd0[8];
|
|
|
|
u_int32_t nandfcr;
|
|
|
|
u_int32_t nandfsr;
|
|
|
|
u_int8_t rsvd1[8];
|
|
|
|
u_int32_t nandfecc[4];
|
|
|
|
u_int8_t rsvd2[60];
|
|
|
|
u_int32_t nand4biteccload;
|
|
|
|
u_int32_t nand4bitecc[4];
|
|
|
|
u_int32_t nanderradd1;
|
|
|
|
u_int32_t nanderradd2;
|
|
|
|
u_int32_t nanderrval1;
|
|
|
|
u_int32_t nanderrval2;
|
|
|
|
};
|
2009-12-12 17:12:26 +00:00
|
|
|
|
2010-02-08 16:34:58 +00:00
|
|
|
#define davinci_emif_regs \
|
|
|
|
((struct davinci_emif_regs *)DAVINCI_ASYNC_EMIF_CNTRL_BASE)
|
|
|
|
|
2009-12-12 17:13:10 +00:00
|
|
|
#define DAVINCI_NANDFCR_NAND_ENABLE(n) (1 << (n-2))
|
2009-12-12 17:12:26 +00:00
|
|
|
#define DAVINCI_NANDFCR_4BIT_ECC_SEL_MASK (3 << 4)
|
|
|
|
#define DAVINCI_NANDFCR_4BIT_ECC_SEL(n) ((n-2) << 4)
|
|
|
|
#define DAVINCI_NANDFCR_1BIT_ECC_START(n) (1 << (8 + (n-2)))
|
|
|
|
#define DAVINCI_NANDFCR_4BIT_ECC_START (1 << 12)
|
|
|
|
#define DAVINCI_NANDFCR_4BIT_CALC_START (1 << 13)
|
2011-11-15 15:00:02 +00:00
|
|
|
#define DAVINCI_NANDFCR_CS2NAND (1 << 0)
|
2009-12-12 17:12:26 +00:00
|
|
|
|
2010-02-08 16:34:58 +00:00
|
|
|
/* Chip Select setup */
|
|
|
|
#define DAVINCI_ABCR_STROBE_SELECT (1 << 31)
|
|
|
|
#define DAVINCI_ABCR_EXT_WAIT (1 << 30)
|
|
|
|
#define DAVINCI_ABCR_WSETUP(n) (n << 26)
|
|
|
|
#define DAVINCI_ABCR_WSTROBE(n) (n << 20)
|
|
|
|
#define DAVINCI_ABCR_WHOLD(n) (n << 17)
|
|
|
|
#define DAVINCI_ABCR_RSETUP(n) (n << 13)
|
|
|
|
#define DAVINCI_ABCR_RSTROBE(n) (n << 7)
|
|
|
|
#define DAVINCI_ABCR_RHOLD(n) (n << 4)
|
|
|
|
#define DAVINCI_ABCR_TA(n) (n << 2)
|
|
|
|
#define DAVINCI_ABCR_ASIZE_16BIT 1
|
|
|
|
#define DAVINCI_ABCR_ASIZE_8BIT 0
|
|
|
|
|
2007-08-10 18:26:18 +00:00
|
|
|
#endif
|