mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-28 22:13:08 +00:00
256 lines
7.9 KiB
ArmAsm
256 lines
7.9 KiB
ArmAsm
|
/*
|
||
|
|
* Copyright 2004 Freescale Semiconductor.
|
||
|
|
* Copyright 2002,2003, Motorola Inc.
|
||
|
|
*
|
||
|
|
* See file CREDITS for list of people who contributed to this
|
||
|
|
* project.
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or
|
||
|
|
* modify it under the terms of the GNU General Public License as
|
||
|
|
* published by the Free Software Foundation; either version 2 of
|
||
|
|
* the License, or (at your option) any later version.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
|
* GNU General Public License for more details.
|
||
|
|
*
|
||
|
|
* You should have received a copy of the GNU General Public License
|
||
|
|
* along with this program; if not, write to the Free Software
|
||
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
||
|
|
* MA 02111-1307 USA
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <ppc_asm.tmpl>
|
||
|
|
#include <ppc_defs.h>
|
||
|
|
#include <asm/cache.h>
|
||
|
|
#include <asm/mmu.h>
|
||
|
|
#include <config.h>
|
||
|
|
#include <mpc85xx.h>
|
||
|
|
|
||
|
|
|
||
|
|
/*
|
||
|
|
* TLB0 and TLB1 Entries
|
||
|
|
*
|
||
|
|
* Out of reset, TLB1's Entry 0 maps the highest 4K for CCSRBAR.
|
||
|
|
* However, CCSRBAR is then relocated to CFG_CCSRBAR right after
|
||
|
|
* these TLB entries are established.
|
||
|
|
*
|
||
|
|
* The TLB entries for DDR are dynamically setup in spd_sdram()
|
||
|
|
* and use TLB1 Entries 8 through 15 as needed according to the
|
||
|
|
* size of DDR memory.
|
||
|
|
*
|
||
|
|
* MAS0: tlbsel, esel, nv
|
||
|
|
* MAS1: valid, iprot, tid, ts, tsize
|
||
|
|
* MAS2: epn, sharen, x0, x1, w, i, m, g, e
|
||
|
|
* MAS3: rpn, u0-u3, ux, sx, uw, sw, ur, sr
|
||
|
|
*/
|
||
|
|
|
||
|
|
#define entry_start \
|
||
|
|
mflr r1 ; \
|
||
|
|
bl 0f ;
|
||
|
|
|
||
|
|
#define entry_end \
|
||
|
|
0: mflr r0 ; \
|
||
|
|
mtlr r1 ; \
|
||
|
|
blr ;
|
||
|
|
|
||
|
|
|
||
|
|
.section .bootpg, "ax"
|
||
|
|
.globl tlb1_entry
|
||
|
|
tlb1_entry:
|
||
|
|
entry_start
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Number of TLB0 and TLB1 entries in the following table
|
||
|
|
*/
|
||
|
|
.long 13
|
||
|
|
|
||
|
|
#if (CFG_CCSRBAR_DEFAULT != CFG_CCSRBAR)
|
||
|
|
/*
|
||
|
|
* TLB0 4K Non-cacheable, guarded
|
||
|
|
* 0xff700000 4K Initial CCSRBAR mapping
|
||
|
|
*
|
||
|
|
* This ends up at a TLB0 Index==0 entry, and must not collide
|
||
|
|
* with other TLB0 Entries.
|
||
|
|
*/
|
||
|
|
.long TLB1_MAS0(0, 0, 0)
|
||
|
|
.long TLB1_MAS1(1, 0, 0, 0, 0)
|
||
|
|
.long TLB1_MAS2(E500_TLB_EPN(CFG_CCSRBAR_DEFAULT), 0,0,0,0,1,0,1,0)
|
||
|
|
.long TLB1_MAS3(E500_TLB_RPN(CFG_CCSRBAR_DEFAULT), 0,0,0,0,0,1,0,1,0,1)
|
||
|
|
#else
|
||
|
|
#error("Update the number of table entries in tlb1_entry")
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/*
|
||
|
|
* TLB0 16K Cacheable, non-guarded
|
||
|
|
* 0xd001_0000 16K Temporary Global data for initialization
|
||
|
|
*
|
||
|
|
* Use four 4K TLB0 entries. These entries must be cacheable
|
||
|
|
* as they provide the bootstrap memory before the memory
|
||
|
|
* controler and real memory have been configured.
|
||
|
|
*
|
||
|
|
* These entries end up at TLB0 Indicies 0x10, 0x14, 0x18 and 0x1c,
|
||
|
|
* and must not collide with other TLB0 entries.
|
||
|
|
*/
|
||
|
|
.long TLB1_MAS0(0, 0, 0)
|
||
|
|
.long TLB1_MAS1(1, 0, 0, 0, 0)
|
||
|
|
.long TLB1_MAS2(E500_TLB_EPN(CFG_INIT_RAM_ADDR),
|
||
|
|
0,0,0,0,0,0,0,0)
|
||
|
|
.long TLB1_MAS3(E500_TLB_RPN(CFG_INIT_RAM_ADDR),
|
||
|
|
0,0,0,0,0,1,0,1,0,1)
|
||
|
|
|
||
|
|
.long TLB1_MAS0(0, 0, 0)
|
||
|
|
.long TLB1_MAS1(1, 0, 0, 0, 0)
|
||
|
|
.long TLB1_MAS2(E500_TLB_EPN(CFG_INIT_RAM_ADDR + 4 * 1024),
|
||
|
|
0,0,0,0,0,0,0,0)
|
||
|
|
.long TLB1_MAS3(E500_TLB_RPN(CFG_INIT_RAM_ADDR + 4 * 1024),
|
||
|
|
0,0,0,0,0,1,0,1,0,1)
|
||
|
|
|
||
|
|
.long TLB1_MAS0(0, 0, 0)
|
||
|
|
.long TLB1_MAS1(1, 0, 0, 0, 0)
|
||
|
|
.long TLB1_MAS2(E500_TLB_EPN(CFG_INIT_RAM_ADDR + 8 * 1024),
|
||
|
|
0,0,0,0,0,0,0,0)
|
||
|
|
.long TLB1_MAS3(E500_TLB_RPN(CFG_INIT_RAM_ADDR + 8 * 1024),
|
||
|
|
0,0,0,0,0,1,0,1,0,1)
|
||
|
|
|
||
|
|
.long TLB1_MAS0(0, 0, 0)
|
||
|
|
.long TLB1_MAS1(1, 0, 0, 0, 0)
|
||
|
|
.long TLB1_MAS2(E500_TLB_EPN(CFG_INIT_RAM_ADDR + 12 * 1024),
|
||
|
|
0,0,0,0,0,0,0,0)
|
||
|
|
.long TLB1_MAS3(E500_TLB_RPN(CFG_INIT_RAM_ADDR + 12 * 1024),
|
||
|
|
0,0,0,0,0,1,0,1,0,1)
|
||
|
|
|
||
|
|
|
||
|
|
/*
|
||
|
|
* TLB 0: 16M Non-cacheable, guarded
|
||
|
|
* 0xff000000 16M FLASH
|
||
|
|
* Out of reset this entry is only 4K.
|
||
|
|
*/
|
||
|
|
.long TLB1_MAS0(1, 0, 0)
|
||
|
|
.long TLB1_MAS1(1, 1, 0, 0, BOOKE_PAGESZ_16M)
|
||
|
|
.long TLB1_MAS2(E500_TLB_EPN(CFG_FLASH_BASE), 0,0,0,0,1,0,1,0)
|
||
|
|
.long TLB1_MAS3(E500_TLB_RPN(CFG_FLASH_BASE), 0,0,0,0,0,1,0,1,0,1)
|
||
|
|
|
||
|
|
/*
|
||
|
|
* TLB 1: 256M Non-cacheable, guarded
|
||
|
|
* 0x80000000 256M PCI1 MEM First half
|
||
|
|
*/
|
||
|
|
.long TLB1_MAS0(1, 1, 0)
|
||
|
|
.long TLB1_MAS1(1, 1, 0, 0, BOOKE_PAGESZ_256M)
|
||
|
|
.long TLB1_MAS2(E500_TLB_EPN(CFG_PCI1_MEM_BASE), 0,0,0,0,1,0,1,0)
|
||
|
|
.long TLB1_MAS3(E500_TLB_RPN(CFG_PCI1_MEM_BASE), 0,0,0,0,0,1,0,1,0,1)
|
||
|
|
|
||
|
|
/*
|
||
|
|
* TLB 2: 256M Non-cacheable, guarded
|
||
|
|
* 0x90000000 256M PCI1 MEM Second half
|
||
|
|
*/
|
||
|
|
.long TLB1_MAS0(1, 2, 0)
|
||
|
|
.long TLB1_MAS1(1, 1, 0, 0, BOOKE_PAGESZ_256M)
|
||
|
|
.long TLB1_MAS2(E500_TLB_EPN(CFG_PCI1_MEM_BASE + 0x10000000),
|
||
|
|
0,0,0,0,1,0,1,0)
|
||
|
|
.long TLB1_MAS3(E500_TLB_RPN(CFG_PCI1_MEM_BASE + 0x10000000),
|
||
|
|
0,0,0,0,0,1,0,1,0,1)
|
||
|
|
|
||
|
|
/*
|
||
|
|
* TLB 3: 256M Non-cacheable, guarded
|
||
|
|
* 0xa0000000 256M PCI2 MEM First half
|
||
|
|
*/
|
||
|
|
.long TLB1_MAS0(1, 3, 0)
|
||
|
|
.long TLB1_MAS1(1, 1, 0, 0, BOOKE_PAGESZ_256M)
|
||
|
|
.long TLB1_MAS2(E500_TLB_EPN(CFG_PCI2_MEM_BASE), 0,0,0,0,1,0,1,0)
|
||
|
|
.long TLB1_MAS3(E500_TLB_RPN(CFG_PCI2_MEM_BASE), 0,0,0,0,0,1,0,1,0,1)
|
||
|
|
|
||
|
|
/*
|
||
|
|
* TLB 4: 256M Non-cacheable, guarded
|
||
|
|
* 0xb0000000 256M PCI2 MEM Second half
|
||
|
|
*/
|
||
|
|
.long TLB1_MAS0(1, 4, 0)
|
||
|
|
.long TLB1_MAS1(1, 1, 0, 0, BOOKE_PAGESZ_256M)
|
||
|
|
.long TLB1_MAS2(E500_TLB_EPN(CFG_PCI2_MEM_BASE + 0x10000000),
|
||
|
|
0,0,0,0,1,0,1,0)
|
||
|
|
.long TLB1_MAS3(E500_TLB_RPN(CFG_PCI2_MEM_BASE + 0x10000000),
|
||
|
|
0,0,0,0,0,1,0,1,0,1)
|
||
|
|
|
||
|
|
/*
|
||
|
|
* TLB 5: 64M Non-cacheable, guarded
|
||
|
|
* 0xe000_0000 1M CCSRBAR
|
||
|
|
* 0xe200_0000 16M PCI1 IO
|
||
|
|
* 0xe300_0000 16M PCI2 IO
|
||
|
|
*/
|
||
|
|
.long TLB1_MAS0(1, 5, 0)
|
||
|
|
.long TLB1_MAS1(1, 1, 0, 0, BOOKE_PAGESZ_64M)
|
||
|
|
.long TLB1_MAS2(E500_TLB_EPN(CFG_CCSRBAR), 0,0,0,0,1,0,1,0)
|
||
|
|
.long TLB1_MAS3(E500_TLB_RPN(CFG_CCSRBAR), 0,0,0,0,0,1,0,1,0,1)
|
||
|
|
|
||
|
|
/*
|
||
|
|
* TLB 6: 64M Cacheable, non-guarded
|
||
|
|
* 0xf000_0000 64M LBC SDRAM
|
||
|
|
*/
|
||
|
|
.long TLB1_MAS0(1, 6, 0)
|
||
|
|
.long TLB1_MAS1(1, 1, 0, 0, BOOKE_PAGESZ_64M)
|
||
|
|
.long TLB1_MAS2(E500_TLB_EPN(CFG_LBC_SDRAM_BASE), 0,0,0,0,0,0,0,0)
|
||
|
|
.long TLB1_MAS3(E500_TLB_RPN(CFG_LBC_SDRAM_BASE), 0,0,0,0,0,1,0,1,0,1)
|
||
|
|
|
||
|
|
/*
|
||
|
|
* TLB 7: 1M Non-cacheable, guarded
|
||
|
|
* 0xf8000000 1M CADMUS registers
|
||
|
|
*/
|
||
|
|
.long TLB1_MAS0(1, 7, 0)
|
||
|
|
.long TLB1_MAS1(1, 1, 0, 0, BOOKE_PAGESZ_1M)
|
||
|
|
.long TLB1_MAS2(E500_TLB_EPN(CADMUS_BASE_ADDR), 0,0,0,0,1,0,1,0)
|
||
|
|
.long TLB1_MAS3(E500_TLB_RPN(CADMUS_BASE_ADDR), 0,0,0,0,0,1,0,1,0,1)
|
||
|
|
|
||
|
|
entry_end
|
||
|
|
|
||
|
|
/*
|
||
|
|
* LAW(Local Access Window) configuration:
|
||
|
|
*
|
||
|
|
* 0x0000_0000 0x7fff_ffff DDR 2G
|
||
|
|
* 0x8000_0000 0x9fff_ffff PCI1 MEM 512M
|
||
|
|
* 0xa000_0000 0xbfff_ffff PCI2 MEM 512M
|
||
|
|
* 0xe000_0000 0xe000_ffff CCSR 1M
|
||
|
|
* 0xe200_0000 0xe2ff_ffff PCI1 IO 16M
|
||
|
|
* 0xe300_0000 0xe3ff_ffff PCI2 IO 16M
|
||
|
|
* 0xf000_0000 0xf7ff_ffff SDRAM 128M
|
||
|
|
* 0xf800_0000 0xf80f_ffff NVRAM/CADMUS (*) 1M
|
||
|
|
* 0xff00_0000 0xff7f_ffff FLASH (2nd bank) 8M
|
||
|
|
* 0xff80_0000 0xffff_ffff FLASH (boot bank) 8M
|
||
|
|
*
|
||
|
|
* Notes:
|
||
|
|
* CCSRBAR and L2-as-SRAM don't need a configured Local Access Window.
|
||
|
|
* If flash is 8M at default position (last 8M), no LAW needed.
|
||
|
|
*
|
||
|
|
* The defines below are 1-off of the actual LAWAR0 usage.
|
||
|
|
* So LAWAR3 define uses the LAWAR4 register in the ECM.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#define LAWBAR0 0
|
||
|
|
#define LAWAR0 ((LAWAR_TRGT_IF_DDR | (LAWAR_SIZE & LAWAR_SIZE_128M)) & ~LAWAR_EN)
|
||
|
|
|
||
|
|
#define LAWBAR1 ((CFG_PCI1_MEM_BASE>>12) & 0xfffff)
|
||
|
|
#define LAWAR1 (LAWAR_EN | LAWAR_TRGT_IF_PCI1 | (LAWAR_SIZE & LAWAR_SIZE_512M))
|
||
|
|
|
||
|
|
#define LAWBAR2 ((CFG_PCI2_MEM_BASE>>12) & 0xfffff)
|
||
|
|
#define LAWAR2 (LAWAR_EN | LAWAR_TRGT_IF_PCI2 | (LAWAR_SIZE & LAWAR_SIZE_512M))
|
||
|
|
|
||
|
|
#define LAWBAR3 ((CFG_PCI1_IO_BASE>>12) & 0xfffff)
|
||
|
|
#define LAWAR3 (LAWAR_EN | LAWAR_TRGT_IF_PCI1 | (LAWAR_SIZE & LAWAR_SIZE_16M))
|
||
|
|
|
||
|
|
#define LAWBAR4 ((CFG_PCI2_IO_BASE>>12) & 0xfffff)
|
||
|
|
#define LAWAR4 (LAWAR_EN | LAWAR_TRGT_IF_PCI2 | (LAWAR_SIZE & LAWAR_SIZE_16M))
|
||
|
|
|
||
|
|
/* LBC window - maps 256M 0xf0000000 -> 0xffffffff */
|
||
|
|
#define LAWBAR5 ((CFG_LBC_SDRAM_BASE>>12) & 0xfffff)
|
||
|
|
#define LAWAR5 (LAWAR_EN | LAWAR_TRGT_IF_LBC | (LAWAR_SIZE & LAWAR_SIZE_256M))
|
||
|
|
|
||
|
|
.section .bootpg, "ax"
|
||
|
|
.globl law_entry
|
||
|
|
|
||
|
|
law_entry:
|
||
|
|
entry_start
|
||
|
|
.long 6
|
||
|
|
.long LAWBAR0,LAWAR0,LAWBAR1,LAWAR1,LAWBAR2,LAWAR2,LAWBAR3,LAWAR3
|
||
|
|
.long LAWBAR4,LAWAR4,LAWBAR5,LAWAR5
|
||
|
|
entry_end
|