2018-05-06 21:58:06 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0+
|
2015-04-20 18:07:48 +00:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2015 Samsung Electronics
|
|
|
|
*
|
|
|
|
* Przemyslaw Marczak <p.marczak@samsung.com>
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <common.h>
|
2022-04-08 08:07:10 +00:00
|
|
|
#include <clk.h>
|
2015-04-20 18:07:48 +00:00
|
|
|
#include <errno.h>
|
|
|
|
#include <dm.h>
|
2022-04-08 08:07:10 +00:00
|
|
|
#include <linux/delay.h>
|
2020-05-10 17:40:05 +00:00
|
|
|
#include <log.h>
|
2015-04-20 18:07:48 +00:00
|
|
|
#include <power/pmic.h>
|
|
|
|
#include <power/regulator.h>
|
|
|
|
|
2020-07-19 16:15:44 +00:00
|
|
|
#include "regulator_common.h"
|
|
|
|
|
2022-04-08 08:07:10 +00:00
|
|
|
struct fixed_clock_regulator_plat {
|
|
|
|
struct clk *enable_clock;
|
|
|
|
unsigned int clk_enable_counter;
|
|
|
|
};
|
|
|
|
|
2020-12-03 23:55:21 +00:00
|
|
|
static int fixed_regulator_of_to_plat(struct udevice *dev)
|
2015-04-20 18:07:48 +00:00
|
|
|
{
|
2020-12-03 23:55:18 +00:00
|
|
|
struct dm_regulator_uclass_plat *uc_pdata;
|
2023-04-19 13:45:25 +00:00
|
|
|
struct regulator_common_plat *plat;
|
2015-04-20 18:07:48 +00:00
|
|
|
|
2023-04-19 13:45:25 +00:00
|
|
|
plat = dev_get_plat(dev);
|
2020-12-03 23:55:18 +00:00
|
|
|
uc_pdata = dev_get_uclass_plat(dev);
|
2015-04-20 18:07:48 +00:00
|
|
|
if (!uc_pdata)
|
|
|
|
return -ENXIO;
|
|
|
|
|
|
|
|
uc_pdata->type = REGULATOR_TYPE_FIXED;
|
|
|
|
|
2023-04-19 13:45:25 +00:00
|
|
|
return regulator_common_of_to_plat(dev, plat, "gpio");
|
2015-04-20 18:07:48 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static int fixed_regulator_get_value(struct udevice *dev)
|
|
|
|
{
|
2020-12-03 23:55:18 +00:00
|
|
|
struct dm_regulator_uclass_plat *uc_pdata;
|
2015-04-20 18:07:48 +00:00
|
|
|
|
2020-12-03 23:55:18 +00:00
|
|
|
uc_pdata = dev_get_uclass_plat(dev);
|
2015-04-20 18:07:48 +00:00
|
|
|
if (!uc_pdata)
|
|
|
|
return -ENXIO;
|
|
|
|
|
|
|
|
if (uc_pdata->min_uV != uc_pdata->max_uV) {
|
|
|
|
debug("Invalid constraints for: %s\n", uc_pdata->name);
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
return uc_pdata->min_uV;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int fixed_regulator_get_current(struct udevice *dev)
|
|
|
|
{
|
2020-12-03 23:55:18 +00:00
|
|
|
struct dm_regulator_uclass_plat *uc_pdata;
|
2015-04-20 18:07:48 +00:00
|
|
|
|
2020-12-03 23:55:18 +00:00
|
|
|
uc_pdata = dev_get_uclass_plat(dev);
|
2015-04-20 18:07:48 +00:00
|
|
|
if (!uc_pdata)
|
|
|
|
return -ENXIO;
|
|
|
|
|
|
|
|
if (uc_pdata->min_uA != uc_pdata->max_uA) {
|
|
|
|
debug("Invalid constraints for: %s\n", uc_pdata->name);
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
return uc_pdata->min_uA;
|
|
|
|
}
|
|
|
|
|
2017-06-13 04:23:46 +00:00
|
|
|
static int fixed_regulator_get_enable(struct udevice *dev)
|
2015-04-20 18:07:48 +00:00
|
|
|
{
|
2020-12-03 23:55:20 +00:00
|
|
|
return regulator_common_get_enable(dev, dev_get_plat(dev));
|
2015-04-20 18:07:48 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static int fixed_regulator_set_enable(struct udevice *dev, bool enable)
|
|
|
|
{
|
2020-12-03 23:55:20 +00:00
|
|
|
return regulator_common_set_enable(dev, dev_get_plat(dev), enable);
|
2015-04-20 18:07:48 +00:00
|
|
|
}
|
|
|
|
|
2022-04-08 08:07:10 +00:00
|
|
|
static int fixed_clock_regulator_get_enable(struct udevice *dev)
|
|
|
|
{
|
|
|
|
struct fixed_clock_regulator_plat *priv = dev_get_priv(dev);
|
|
|
|
|
|
|
|
return priv->clk_enable_counter > 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int fixed_clock_regulator_set_enable(struct udevice *dev, bool enable)
|
|
|
|
{
|
|
|
|
struct fixed_clock_regulator_plat *priv = dev_get_priv(dev);
|
2023-04-19 13:45:25 +00:00
|
|
|
struct regulator_common_plat *plat = dev_get_plat(dev);
|
2022-04-08 08:07:10 +00:00
|
|
|
int ret = 0;
|
|
|
|
|
|
|
|
if (enable) {
|
|
|
|
ret = clk_enable(priv->enable_clock);
|
|
|
|
priv->clk_enable_counter++;
|
|
|
|
} else {
|
|
|
|
ret = clk_disable(priv->enable_clock);
|
|
|
|
priv->clk_enable_counter--;
|
|
|
|
}
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
|
2023-04-19 13:45:25 +00:00
|
|
|
if (enable && plat->startup_delay_us)
|
|
|
|
udelay(plat->startup_delay_us);
|
2022-04-08 08:07:10 +00:00
|
|
|
|
2023-04-19 13:45:25 +00:00
|
|
|
if (!enable && plat->off_on_delay_us)
|
|
|
|
udelay(plat->off_on_delay_us);
|
2022-04-08 08:07:10 +00:00
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2015-04-20 18:07:48 +00:00
|
|
|
static const struct dm_regulator_ops fixed_regulator_ops = {
|
|
|
|
.get_value = fixed_regulator_get_value,
|
|
|
|
.get_current = fixed_regulator_get_current,
|
|
|
|
.get_enable = fixed_regulator_get_enable,
|
|
|
|
.set_enable = fixed_regulator_set_enable,
|
|
|
|
};
|
|
|
|
|
2022-04-08 08:07:10 +00:00
|
|
|
static const struct dm_regulator_ops fixed_clock_regulator_ops = {
|
|
|
|
.get_enable = fixed_clock_regulator_get_enable,
|
|
|
|
.set_enable = fixed_clock_regulator_set_enable,
|
|
|
|
};
|
|
|
|
|
2015-04-20 18:07:48 +00:00
|
|
|
static const struct udevice_id fixed_regulator_ids[] = {
|
|
|
|
{ .compatible = "regulator-fixed" },
|
|
|
|
{ },
|
|
|
|
};
|
|
|
|
|
2022-04-08 08:07:10 +00:00
|
|
|
static const struct udevice_id fixed_clock_regulator_ids[] = {
|
|
|
|
{ .compatible = "regulator-fixed-clock" },
|
|
|
|
{ },
|
|
|
|
};
|
|
|
|
|
2020-06-25 04:10:04 +00:00
|
|
|
U_BOOT_DRIVER(regulator_fixed) = {
|
|
|
|
.name = "regulator_fixed",
|
2015-04-20 18:07:48 +00:00
|
|
|
.id = UCLASS_REGULATOR,
|
|
|
|
.ops = &fixed_regulator_ops,
|
|
|
|
.of_match = fixed_regulator_ids,
|
2020-12-03 23:55:21 +00:00
|
|
|
.of_to_plat = fixed_regulator_of_to_plat,
|
2022-04-08 08:07:10 +00:00
|
|
|
.plat_auto = sizeof(struct regulator_common_plat),
|
|
|
|
};
|
|
|
|
|
|
|
|
U_BOOT_DRIVER(regulator_fixed_clock) = {
|
|
|
|
.name = "regulator_fixed_clk",
|
|
|
|
.id = UCLASS_REGULATOR,
|
|
|
|
.ops = &fixed_clock_regulator_ops,
|
|
|
|
.of_match = fixed_clock_regulator_ids,
|
|
|
|
.of_to_plat = fixed_regulator_of_to_plat,
|
|
|
|
.plat_auto = sizeof(struct fixed_clock_regulator_plat),
|
2015-04-20 18:07:48 +00:00
|
|
|
};
|