2014-10-03 10:21:06 +00:00
|
|
|
/*
|
2015-05-29 08:30:00 +00:00
|
|
|
* Copyright (C) 2011-2015 Masahiro Yamada <yamada.masahiro@socionext.com>
|
2014-10-03 10:21:06 +00:00
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <common.h>
|
2015-05-29 08:30:00 +00:00
|
|
|
#include <linux/io.h>
|
2015-02-26 17:26:44 +00:00
|
|
|
#include <mach/bcu-regs.h>
|
2014-10-03 10:21:06 +00:00
|
|
|
|
|
|
|
#define ch(x) ((x) >= 32 ? 0 : (x) < 0 ? 0x11111111 : 0x11111111 << (x))
|
|
|
|
|
|
|
|
void bcu_init(void)
|
|
|
|
{
|
|
|
|
int shift;
|
|
|
|
|
|
|
|
writel(0x44444444, BCSCR0); /* 0x20000000-0x3fffffff: ASM bus */
|
|
|
|
writel(0x11111111, BCSCR2); /* 0x80000000-0x9fffffff: IPPC/IPPD-bus */
|
|
|
|
writel(0x11111111, BCSCR3); /* 0xa0000000-0xbfffffff: IPPC/IPPD-bus */
|
|
|
|
writel(0x11111111, BCSCR4); /* 0xc0000000-0xdfffffff: IPPC/IPPD-bus */
|
|
|
|
writel(0x11111111, BCSCR5); /* 0xe0000000-0Xffffffff: IPPC/IPPD-bus */
|
|
|
|
|
|
|
|
/* Specify DDR channel */
|
|
|
|
shift = (CONFIG_SDRAM1_BASE - CONFIG_SDRAM0_BASE) / 0x04000000 * 4;
|
|
|
|
writel(ch(shift), BCIPPCCHR2); /* 0x80000000-0x9fffffff */
|
|
|
|
|
|
|
|
shift -= 32;
|
|
|
|
writel(ch(shift), BCIPPCCHR3); /* 0xa0000000-0xbfffffff */
|
|
|
|
|
|
|
|
shift -= 32;
|
|
|
|
writel(ch(shift), BCIPPCCHR4); /* 0xc0000000-0xdfffffff */
|
|
|
|
}
|