2007-03-09 05:38:44 +00:00
|
|
|
/*
|
|
|
|
* U-boot - Configuration file for BF533 EZKIT board
|
|
|
|
*/
|
|
|
|
|
2008-06-01 13:09:48 +00:00
|
|
|
#ifndef __CONFIG_BF533_EZKIT_H__
|
|
|
|
#define __CONFIG_BF533_EZKIT_H__
|
2007-03-09 05:38:44 +00:00
|
|
|
|
2009-04-24 21:22:40 +00:00
|
|
|
#include <asm/config-pre.h>
|
2008-02-18 10:26:48 +00:00
|
|
|
|
2007-03-09 05:38:44 +00:00
|
|
|
|
2008-06-01 13:09:48 +00:00
|
|
|
/*
|
|
|
|
* Processor Settings
|
|
|
|
*/
|
2010-12-23 19:58:37 +00:00
|
|
|
#define CONFIG_BFIN_CPU bf533-0.3
|
2008-06-01 13:09:48 +00:00
|
|
|
#define CONFIG_BFIN_BOOT_MODE BFIN_BOOT_BYPASS
|
2007-03-09 05:38:44 +00:00
|
|
|
|
|
|
|
|
2008-06-01 13:09:48 +00:00
|
|
|
/*
|
|
|
|
* Clock Settings
|
|
|
|
* CCLK = (CLKIN * VCO_MULT) / CCLK_DIV
|
|
|
|
* SCLK = (CLKIN * VCO_MULT) / SCLK_DIV
|
|
|
|
*/
|
|
|
|
/* CONFIG_CLKIN_HZ is any value in Hz */
|
|
|
|
#define CONFIG_CLKIN_HZ 27000000
|
|
|
|
/* CLKIN_HALF controls the DF bit in PLL_CTL 0 = CLKIN */
|
|
|
|
/* 1 = CLKIN / 2 */
|
|
|
|
#define CONFIG_CLKIN_HALF 0
|
|
|
|
/* PLL_BYPASS controls the BYPASS bit in PLL_CTL 0 = do not bypass */
|
|
|
|
/* 1 = bypass PLL */
|
|
|
|
#define CONFIG_PLL_BYPASS 0
|
|
|
|
/* VCO_MULT controls the MSEL (multiplier) bits in PLL_CTL */
|
|
|
|
/* Values can range from 0-63 (where 0 means 64) */
|
|
|
|
#define CONFIG_VCO_MULT 22
|
|
|
|
/* CCLK_DIV controls the core clock divider */
|
|
|
|
/* Values can be 1, 2, 4, or 8 ONLY */
|
|
|
|
#define CONFIG_CCLK_DIV 1
|
|
|
|
/* SCLK_DIV controls the system clock divider */
|
|
|
|
/* Values can range from 1-15 */
|
|
|
|
#define CONFIG_SCLK_DIV 5
|
2007-03-09 05:38:44 +00:00
|
|
|
|
|
|
|
|
2008-06-01 13:09:48 +00:00
|
|
|
/*
|
|
|
|
* Memory Settings
|
|
|
|
*/
|
|
|
|
#define CONFIG_MEM_SIZE 32
|
|
|
|
/* Early EZKITs had 32megs, but later have 64megs */
|
|
|
|
#if (CONFIG_MEM_SIZE == 64)
|
|
|
|
# define CONFIG_MEM_ADD_WDTH 10
|
2007-03-09 05:38:44 +00:00
|
|
|
#else
|
2008-06-01 13:09:48 +00:00
|
|
|
# define CONFIG_MEM_ADD_WDTH 9
|
2007-03-09 05:38:44 +00:00
|
|
|
#endif
|
|
|
|
|
2008-06-01 13:09:48 +00:00
|
|
|
#define CONFIG_EBIU_SDRRC_VAL 0x398
|
|
|
|
#define CONFIG_EBIU_SDGCTL_VAL 0x91118d
|
2007-03-09 05:38:44 +00:00
|
|
|
|
2008-06-01 13:09:48 +00:00
|
|
|
#define CONFIG_EBIU_AMGCTL_VAL 0xFF
|
|
|
|
#define CONFIG_EBIU_AMBCTL0_VAL 0x7BB07BB0
|
|
|
|
#define CONFIG_EBIU_AMBCTL1_VAL 0xFFC27BB0
|
2007-03-09 05:38:44 +00:00
|
|
|
|
2008-06-01 13:09:48 +00:00
|
|
|
#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
|
|
|
|
#define CONFIG_SYS_MALLOC_LEN (128 * 1024)
|
2007-03-09 05:38:44 +00:00
|
|
|
|
|
|
|
|
2007-07-10 15:12:10 +00:00
|
|
|
/*
|
2008-06-01 13:09:48 +00:00
|
|
|
* Network Settings
|
2007-07-10 15:12:10 +00:00
|
|
|
*/
|
2008-06-01 13:09:48 +00:00
|
|
|
#define ADI_CMDS_NETWORK 1
|
2009-10-05 05:37:03 +00:00
|
|
|
#define CONFIG_SMC91111 1
|
2008-06-01 13:09:48 +00:00
|
|
|
#define CONFIG_SMC91111_BASE 0x20310300
|
|
|
|
#define SMC91111_EEPROM_INIT() \
|
|
|
|
do { \
|
2009-10-05 05:37:03 +00:00
|
|
|
bfin_write_FIO_DIR(bfin_read_FIO_DIR() | PF1 | PF0); \
|
|
|
|
bfin_write_FIO_FLAG_C(PF1); \
|
|
|
|
bfin_write_FIO_FLAG_S(PF0); \
|
2008-06-01 13:09:48 +00:00
|
|
|
SSYNC(); \
|
|
|
|
} while (0)
|
|
|
|
#define CONFIG_HOSTNAME bf533-ezkit
|
|
|
|
/* Uncomment next line to use fixed MAC address */
|
|
|
|
/* #define CONFIG_ETHADDR 02:80:ad:20:31:e8 */
|
2007-07-10 15:12:10 +00:00
|
|
|
|
|
|
|
|
2007-07-05 03:31:49 +00:00
|
|
|
/*
|
2008-06-01 13:09:48 +00:00
|
|
|
* Flash Settings
|
2007-07-05 03:31:49 +00:00
|
|
|
*/
|
2008-10-16 13:01:15 +00:00
|
|
|
#define CONFIG_SYS_FLASH_BASE 0x20000000
|
2008-06-01 13:09:48 +00:00
|
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 3
|
|
|
|
#define CONFIG_SYS_MAX_FLASH_SECT 40
|
|
|
|
#define CONFIG_ENV_IS_IN_FLASH
|
2009-09-21 22:04:49 +00:00
|
|
|
#define CONFIG_ENV_ADDR 0x20030000
|
2008-06-01 13:09:48 +00:00
|
|
|
#define CONFIG_ENV_SECT_SIZE 0x10000
|
2007-03-09 05:38:44 +00:00
|
|
|
#define FLASH_TOT_SECT 40
|
|
|
|
|
|
|
|
|
|
|
|
/*
|
2008-06-01 13:09:48 +00:00
|
|
|
* I2C Settings
|
2007-03-09 05:38:44 +00:00
|
|
|
*/
|
2008-06-01 13:09:48 +00:00
|
|
|
#define CONFIG_SOFT_I2C
|
2010-06-08 20:22:44 +00:00
|
|
|
#define CONFIG_SOFT_I2C_GPIO_SCL GPIO_PF0
|
|
|
|
#define CONFIG_SOFT_I2C_GPIO_SDA GPIO_PF1
|
2007-03-09 05:38:44 +00:00
|
|
|
|
|
|
|
|
2008-06-01 13:09:48 +00:00
|
|
|
/*
|
|
|
|
* Misc Settings
|
|
|
|
*/
|
|
|
|
#define CONFIG_MISC_INIT_R
|
|
|
|
#define CONFIG_RTC_BFIN
|
|
|
|
#define CONFIG_UART_CONSOLE 0
|
|
|
|
|
2008-03-30 19:46:13 +00:00
|
|
|
|
2008-06-01 13:09:48 +00:00
|
|
|
/*
|
|
|
|
* Pull in common ADI header for remaining command/environment setup
|
|
|
|
*/
|
|
|
|
#include <configs/bfin_adi_common.h>
|
2008-03-30 19:46:13 +00:00
|
|
|
|
2007-03-09 05:38:44 +00:00
|
|
|
#endif
|