2006-09-07 09:51:23 +00:00
|
|
|
#
|
|
|
|
# (C) Copyright 2006
|
|
|
|
# Stefan Roese, DENX Software Engineering, sr@denx.de.
|
|
|
|
#
|
2013-07-08 07:37:19 +00:00
|
|
|
# SPDX-License-Identifier: GPL-2.0+
|
2006-09-07 09:51:23 +00:00
|
|
|
#
|
|
|
|
#
|
|
|
|
# AMCC 440EPx Reference Platform (Sequoia) board
|
|
|
|
#
|
|
|
|
|
|
|
|
#
|
2010-10-07 19:51:12 +00:00
|
|
|
# CONFIG_SYS_TEXT_BASE for SPL:
|
2006-09-07 09:51:23 +00:00
|
|
|
#
|
|
|
|
# On 440EP(x) platforms the SPL is located at 0xfffff000...0xffffffff,
|
|
|
|
# in the last 4kBytes of memory space in cache.
|
|
|
|
# We will copy this SPL into internal SRAM in start.S. So we set
|
2010-10-07 19:51:12 +00:00
|
|
|
# CONFIG_SYS_TEXT_BASE to starting address in internal SRAM here.
|
2006-09-07 09:51:23 +00:00
|
|
|
#
|
2010-10-07 19:51:12 +00:00
|
|
|
CONFIG_SYS_TEXT_BASE = 0xE0013000
|
2006-09-07 09:51:23 +00:00
|
|
|
|
|
|
|
# PAD_TO used to generate a 16kByte binary needed for the combined image
|
2010-10-07 19:51:12 +00:00
|
|
|
# -> PAD_TO = CONFIG_SYS_TEXT_BASE + 0x4000
|
2006-09-07 09:51:23 +00:00
|
|
|
PAD_TO = 0xE0017000
|
|
|
|
|
|
|
|
PLATFORM_CPPFLAGS += -DCONFIG_440=1
|
|
|
|
|
|
|
|
ifeq ($(debug),1)
|
|
|
|
PLATFORM_CPPFLAGS += -DDEBUG
|
|
|
|
endif
|
|
|
|
|
|
|
|
ifeq ($(dbcr),1)
|
2008-10-16 13:01:15 +00:00
|
|
|
PLATFORM_CPPFLAGS += -DCONFIG_SYS_INIT_DBCR=0x8cff0000
|
2006-09-07 09:51:23 +00:00
|
|
|
endif
|