2006-05-23 08:33:11 +00:00
|
|
|
/*
|
|
|
|
* (C) Copyright 2006
|
|
|
|
* Markus Klotzbuecher, DENX Software Engineering <mk@denx.de>
|
|
|
|
*
|
2013-07-08 07:37:19 +00:00
|
|
|
* SPDX-License-Identifier: GPL-2.0+
|
2006-05-23 08:33:11 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
#include <common.h>
|
|
|
|
|
2008-10-16 13:01:15 +00:00
|
|
|
#if defined(CONFIG_USB_OHCI_NEW) && defined(CONFIG_SYS_USB_OHCI_CPU_INIT)
|
2011-11-26 06:20:07 +00:00
|
|
|
# if defined(CONFIG_CPU_MONAHANS) || defined(CONFIG_CPU_PXA27X)
|
2006-05-23 11:38:35 +00:00
|
|
|
|
|
|
|
#include <asm/arch/pxa-regs.h>
|
2010-09-09 07:50:39 +00:00
|
|
|
#include <asm/io.h>
|
2007-10-19 08:55:24 +00:00
|
|
|
#include <usb.h>
|
2006-05-23 11:38:35 +00:00
|
|
|
|
2007-10-19 06:10:15 +00:00
|
|
|
int usb_cpu_init(void)
|
2006-05-23 08:33:11 +00:00
|
|
|
{
|
2007-03-26 10:03:36 +00:00
|
|
|
#if defined(CONFIG_CPU_MONAHANS)
|
2006-05-23 08:33:11 +00:00
|
|
|
/* Enable USB host clock. */
|
2010-09-09 07:50:39 +00:00
|
|
|
writel(readl(CKENA) | CKENA_2_USBHOST | CKENA_20_UDC, CKENA);
|
2006-05-23 08:33:11 +00:00
|
|
|
udelay(100);
|
2007-03-26 10:03:36 +00:00
|
|
|
#endif
|
2011-11-26 06:20:07 +00:00
|
|
|
#if defined(CONFIG_CPU_PXA27X)
|
2007-03-26 10:03:36 +00:00
|
|
|
/* Enable USB host clock. */
|
2010-09-09 07:50:39 +00:00
|
|
|
writel(readl(CKEN) | CKEN10_USBHOST, CKEN);
|
2007-03-26 10:03:36 +00:00
|
|
|
#endif
|
2006-05-23 08:33:11 +00:00
|
|
|
|
2007-04-03 12:27:08 +00:00
|
|
|
#if defined(CONFIG_CPU_MONAHANS)
|
2006-05-23 08:33:11 +00:00
|
|
|
/* Configure Port 2 for Host (USB Client Registers) */
|
2010-09-09 07:50:39 +00:00
|
|
|
writel(0x3000c, UP2OCR);
|
2006-05-23 08:33:11 +00:00
|
|
|
#endif
|
|
|
|
|
2010-09-09 07:50:39 +00:00
|
|
|
writel(readl(UHCHR) | UHCHR_FHR, UHCHR);
|
usb: replace wait_ms() with mdelay()
Common code has a mdelay() func, so use that instead of the usb-specific
wait_ms() func. This also fixes the build errors:
ohci-hcd.c: In function 'submit_common_msg':
/usr/local/src/u-boot/blackfin/include/usb.h:202:44: sorry, unimplemented: inlining failed in call to 'wait_ms': function body not available
ohci-hcd.c:1519:9: sorry, unimplemented: called from here
/usr/local/src/u-boot/blackfin/include/usb.h:202:44: sorry, unimplemented: inlining failed in call to 'wait_ms': function body not available
ohci-hcd.c:1816:10: sorry, unimplemented: called from here
/usr/local/src/u-boot/blackfin/include/usb.h:202:44: sorry, unimplemented: inlining failed in call to 'wait_ms': function body not available
ohci-hcd.c:1827:10: sorry, unimplemented: called from here
/usr/local/src/u-boot/blackfin/include/usb.h:202:44: sorry, unimplemented: inlining failed in call to 'wait_ms': function body not available
ohci-hcd.c:1844:10: sorry, unimplemented: called from here
/usr/local/src/u-boot/blackfin/include/usb.h:202:44: sorry, unimplemented: inlining failed in call to 'wait_ms': function body not available
ohci-hcd.c:1563:11: sorry, unimplemented: called from here
/usr/local/src/u-boot/blackfin/include/usb.h:202:44: sorry, unimplemented: inlining failed in call to 'wait_ms': function body not available
ohci-hcd.c:1583:9: sorry, unimplemented: called from here
make[1]: *** [ohci-hcd.o] Error 1
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Acked-by: Marek Vasut <marex@denx.de>
2012-03-05 13:47:00 +00:00
|
|
|
mdelay(11);
|
2010-09-09 07:50:39 +00:00
|
|
|
writel(readl(UHCHR) & ~UHCHR_FHR, UHCHR);
|
2006-05-23 08:33:11 +00:00
|
|
|
|
2010-09-09 07:50:39 +00:00
|
|
|
writel(readl(UHCHR) | UHCHR_FSBIR, UHCHR);
|
|
|
|
while (readl(UHCHR) & UHCHR_FSBIR)
|
2006-05-23 08:33:11 +00:00
|
|
|
udelay(1);
|
|
|
|
|
2011-10-17 15:22:47 +00:00
|
|
|
#if defined(CONFIG_CPU_MONAHANS) || defined(CONFIG_PXA27X)
|
2010-09-09 07:50:39 +00:00
|
|
|
writel(readl(UHCHR) & ~UHCHR_SSEP0, UHCHR);
|
2007-03-26 10:03:36 +00:00
|
|
|
#endif
|
2011-11-26 06:20:07 +00:00
|
|
|
#if defined(CONFIG_CPU_PXA27X)
|
2010-09-09 07:50:39 +00:00
|
|
|
writel(readl(UHCHR) & ~UHCHR_SSEP2, UHCHR);
|
2007-03-26 10:03:36 +00:00
|
|
|
#endif
|
2010-09-09 07:50:39 +00:00
|
|
|
writel(readl(UHCHR) & ~(UHCHR_SSEP1 | UHCHR_SSE), UHCHR);
|
2006-05-23 08:33:11 +00:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2007-10-19 06:10:15 +00:00
|
|
|
int usb_cpu_stop(void)
|
2006-05-23 08:33:11 +00:00
|
|
|
{
|
2010-09-09 07:50:39 +00:00
|
|
|
writel(readl(UHCHR) | UHCHR_FHR, UHCHR);
|
2007-10-15 09:59:17 +00:00
|
|
|
udelay(11);
|
2010-09-09 07:50:39 +00:00
|
|
|
writel(readl(UHCHR) & ~UHCHR_FHR, UHCHR);
|
2007-10-15 09:59:17 +00:00
|
|
|
|
2011-10-17 15:22:46 +00:00
|
|
|
writel(readl(UHCCOMS) | UHCCOMS_HCR, UHCCOMS);
|
2007-10-15 09:59:17 +00:00
|
|
|
udelay(10);
|
|
|
|
|
2011-10-17 15:22:47 +00:00
|
|
|
#if defined(CONFIG_CPU_MONAHANS) || defined(CONFIG_PXA27X)
|
2010-09-09 07:50:39 +00:00
|
|
|
writel(readl(UHCHR) | UHCHR_SSEP0, UHCHR);
|
2007-10-15 09:59:17 +00:00
|
|
|
#endif
|
2011-11-26 06:20:07 +00:00
|
|
|
#if defined(CONFIG_CPU_PXA27X)
|
2010-09-09 07:50:39 +00:00
|
|
|
writel(readl(UHCHR) | UHCHR_SSEP2, UHCHR);
|
2007-10-15 09:59:17 +00:00
|
|
|
#endif
|
2010-09-09 07:50:39 +00:00
|
|
|
writel(readl(UHCHR) | UHCHR_SSEP1 | UHCHR_SSE, UHCHR);
|
2007-10-15 09:59:17 +00:00
|
|
|
|
|
|
|
#if defined(CONFIG_CPU_MONAHANS)
|
2010-09-09 07:50:39 +00:00
|
|
|
/* Disable USB host clock. */
|
|
|
|
writel(readl(CKENA) & ~(CKENA_2_USBHOST | CKENA_20_UDC), CKENA);
|
|
|
|
udelay(100);
|
2007-10-15 09:59:17 +00:00
|
|
|
#endif
|
2011-11-26 06:20:07 +00:00
|
|
|
#if defined(CONFIG_CPU_PXA27X)
|
2010-09-09 07:50:39 +00:00
|
|
|
/* Disable USB host clock. */
|
|
|
|
writel(readl(CKEN) & ~CKEN10_USBHOST, CKEN);
|
2007-10-15 09:59:17 +00:00
|
|
|
#endif
|
|
|
|
|
2006-05-23 08:33:11 +00:00
|
|
|
return 0;
|
|
|
|
}
|
2006-05-30 14:56:14 +00:00
|
|
|
|
2010-09-09 07:50:39 +00:00
|
|
|
int usb_cpu_init_fail(void)
|
|
|
|
{
|
|
|
|
return usb_cpu_stop();
|
|
|
|
}
|
|
|
|
|
2011-11-26 06:20:07 +00:00
|
|
|
# endif /* defined(CONFIG_CPU_MONAHANS) || defined(CONFIG_CPU_PXA27X) */
|
2008-10-16 13:01:15 +00:00
|
|
|
#endif /* defined(CONFIG_USB_OHCI) && defined(CONFIG_SYS_USB_OHCI_CPU_INIT) */
|