sunxi: Add defconfig and dts for Orange Pi 2 SBC
The Orange Pi 2 is a SBC based on the Allwinner H3 SoC with a uSD slot,
4 USB ports connected via a USB-2 hub, a 10/100M ethernet port using the
SoC's integrated PHY, Wifi via a RTL8189ETV sdio wifi chip, USB OTG, HDMI,
a TRRS headphone jack for stereo out and composite out, a microphone,
an IR receiver, a CSI connector, 2 LEDs, a 3 pin UART header
and a 40-pin GPIO header.
The added dts file is identical to the one submitted to the upstream
kernel.
Signed-off-by: Hans de Goede <hdegoede@redhat.com>
Acked-by: Ian Campbell <ijc@hellion.org.uk>
2016-03-23 08:59:23 +00:00
|
|
|
CONFIG_ARM=y
|
2017-04-06 16:28:03 +00:00
|
|
|
# CONFIG_SPL_USE_ARCH_MEMSET is not set
|
sunxi: Add defconfig and dts for Orange Pi 2 SBC
The Orange Pi 2 is a SBC based on the Allwinner H3 SoC with a uSD slot,
4 USB ports connected via a USB-2 hub, a 10/100M ethernet port using the
SoC's integrated PHY, Wifi via a RTL8189ETV sdio wifi chip, USB OTG, HDMI,
a TRRS headphone jack for stereo out and composite out, a microphone,
an IR receiver, a CSI connector, 2 LEDs, a 3 pin UART header
and a 40-pin GPIO header.
The added dts file is identical to the one submitted to the upstream
kernel.
Signed-off-by: Hans de Goede <hdegoede@redhat.com>
Acked-by: Ian Campbell <ijc@hellion.org.uk>
2016-03-23 08:59:23 +00:00
|
|
|
CONFIG_ARCH_SUNXI=y
|
2018-02-03 17:10:38 +00:00
|
|
|
CONFIG_SYS_TEXT_BASE=0x4a000000
|
sunxi: Add defconfig and dts for Orange Pi 2 SBC
The Orange Pi 2 is a SBC based on the Allwinner H3 SoC with a uSD slot,
4 USB ports connected via a USB-2 hub, a 10/100M ethernet port using the
SoC's integrated PHY, Wifi via a RTL8189ETV sdio wifi chip, USB OTG, HDMI,
a TRRS headphone jack for stereo out and composite out, a microphone,
an IR receiver, a CSI connector, 2 LEDs, a 3 pin UART header
and a 40-pin GPIO header.
The added dts file is identical to the one submitted to the upstream
kernel.
Signed-off-by: Hans de Goede <hdegoede@redhat.com>
Acked-by: Ian Campbell <ijc@hellion.org.uk>
2016-03-23 08:59:23 +00:00
|
|
|
CONFIG_MACH_SUN8I_H3=y
|
|
|
|
|
CONFIG_DRAM_CLK=672
|
|
|
|
|
CONFIG_DRAM_ZQ=3881979
|
|
|
|
|
CONFIG_DRAM_ODT_EN=y
|
2016-04-22 01:37:19 +00:00
|
|
|
CONFIG_USB1_VBUS_PIN="PG13"
|
sunxi: Add defconfig and dts for Orange Pi 2 SBC
The Orange Pi 2 is a SBC based on the Allwinner H3 SoC with a uSD slot,
4 USB ports connected via a USB-2 hub, a 10/100M ethernet port using the
SoC's integrated PHY, Wifi via a RTL8189ETV sdio wifi chip, USB OTG, HDMI,
a TRRS headphone jack for stereo out and composite out, a microphone,
an IR receiver, a CSI connector, 2 LEDs, a 3 pin UART header
and a 40-pin GPIO header.
The added dts file is identical to the one submitted to the upstream
kernel.
Signed-off-by: Hans de Goede <hdegoede@redhat.com>
Acked-by: Ian Campbell <ijc@hellion.org.uk>
2016-03-23 08:59:23 +00:00
|
|
|
CONFIG_DEFAULT_DEVICE_TREE="sun8i-h3-orangepi-2"
|
|
|
|
|
# CONFIG_SYS_MALLOC_CLEAR_ON_INIT is not set
|
|
|
|
|
CONFIG_SPL=y
|
2017-03-13 17:48:42 +00:00
|
|
|
CONFIG_SPL_I2C_SUPPORT=y
|
sunxi: Add defconfig and dts for Orange Pi 2 SBC
The Orange Pi 2 is a SBC based on the Allwinner H3 SoC with a uSD slot,
4 USB ports connected via a USB-2 hub, a 10/100M ethernet port using the
SoC's integrated PHY, Wifi via a RTL8189ETV sdio wifi chip, USB OTG, HDMI,
a TRRS headphone jack for stereo out and composite out, a microphone,
an IR receiver, a CSI connector, 2 LEDs, a 3 pin UART header
and a 40-pin GPIO header.
The added dts file is identical to the one submitted to the upstream
kernel.
Signed-off-by: Hans de Goede <hdegoede@redhat.com>
Acked-by: Ian Campbell <ijc@hellion.org.uk>
2016-03-23 08:59:23 +00:00
|
|
|
# CONFIG_CMD_FLASH is not set
|
2017-01-27 10:00:37 +00:00
|
|
|
# CONFIG_SPL_DOS_PARTITION is not set
|
2017-01-27 10:00:38 +00:00
|
|
|
# CONFIG_SPL_ISO_PARTITION is not set
|
2017-01-27 10:00:41 +00:00
|
|
|
# CONFIG_SPL_EFI_PARTITION is not set
|
2016-09-08 20:11:59 +00:00
|
|
|
CONFIG_SUN8I_EMAC=y
|
sunxi: Add defconfig and dts for Orange Pi 2 SBC
The Orange Pi 2 is a SBC based on the Allwinner H3 SoC with a uSD slot,
4 USB ports connected via a USB-2 hub, a 10/100M ethernet port using the
SoC's integrated PHY, Wifi via a RTL8189ETV sdio wifi chip, USB OTG, HDMI,
a TRRS headphone jack for stereo out and composite out, a microphone,
an IR receiver, a CSI connector, 2 LEDs, a 3 pin UART header
and a 40-pin GPIO header.
The added dts file is identical to the one submitted to the upstream
kernel.
Signed-off-by: Hans de Goede <hdegoede@redhat.com>
Acked-by: Ian Campbell <ijc@hellion.org.uk>
2016-03-23 08:59:23 +00:00
|
|
|
CONFIG_SY8106A_POWER=y
|
|
|
|
|
CONFIG_USB_EHCI_HCD=y
|
2017-08-25 21:50:26 +00:00
|
|
|
CONFIG_SYS_USB_EVENT_POLL_VIA_INT_QUEUE=y
|
