2018-05-06 21:58:06 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0+
|
2014-10-03 10:21:06 +00:00
|
|
|
/*
|
2016-08-25 12:03:41 +00:00
|
|
|
* Copyright (C) 2012-2014 Panasonic Corporation
|
|
|
|
* Copyright (C) 2015-2016 Socionext Inc.
|
|
|
|
* Author: Masahiro Yamada <yamada.masahiro@socionext.com>
|
2014-10-03 10:21:06 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
#include <common.h>
|
2019-12-28 17:45:01 +00:00
|
|
|
#include <cpu_func.h>
|
2015-05-29 08:30:00 +00:00
|
|
|
#include <linux/io.h>
|
2016-08-25 12:03:41 +00:00
|
|
|
#include <asm/secure.h>
|
2016-01-08 16:51:13 +00:00
|
|
|
|
|
|
|
#include "sc-regs.h"
|
2014-10-03 10:21:06 +00:00
|
|
|
|
2016-08-25 12:03:41 +00:00
|
|
|
/* If PSCI is enabled, this is used for SYSTEM_RESET function */
|
|
|
|
#ifdef CONFIG_ARMV7_PSCI
|
|
|
|
#define __SECURE __secure
|
|
|
|
#else
|
|
|
|
#define __SECURE
|
|
|
|
#endif
|
|
|
|
|
|
|
|
void __SECURE reset_cpu(unsigned long ignored)
|
2014-10-03 10:21:06 +00:00
|
|
|
{
|
|
|
|
u32 tmp;
|
|
|
|
|
2019-07-10 11:07:41 +00:00
|
|
|
writel(5, sc_base + SC_IRQTIMSET); /* default value */
|
2014-10-03 10:21:06 +00:00
|
|
|
|
2019-07-10 11:07:41 +00:00
|
|
|
tmp = readl(sc_base + SC_SLFRSTSEL);
|
2014-10-03 10:21:06 +00:00
|
|
|
tmp &= ~0x3; /* mask [1:0] */
|
|
|
|
tmp |= 0x0; /* XRST reboot */
|
2019-07-10 11:07:41 +00:00
|
|
|
writel(tmp, sc_base + SC_SLFRSTSEL);
|
2014-10-03 10:21:06 +00:00
|
|
|
|
2019-07-10 11:07:41 +00:00
|
|
|
tmp = readl(sc_base + SC_SLFRSTCTL);
|
2014-10-03 10:21:06 +00:00
|
|
|
tmp |= 0x1;
|
2019-07-10 11:07:41 +00:00
|
|
|
writel(tmp, sc_base + SC_SLFRSTCTL);
|
2014-10-03 10:21:06 +00:00
|
|
|
}
|