mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-05 19:10:13 +00:00
277 lines
5.4 KiB
Text
277 lines
5.4 KiB
Text
|
// SPDX-License-Identifier: GPL-2.0+
|
||
|
/*
|
||
|
* Copyright (C) 2017-2019 SoMLabs
|
||
|
* Copyright (C) 2016 Freescale Semiconductor, Inc.
|
||
|
*/
|
||
|
|
||
|
/dts-v1/;
|
||
|
|
||
|
#include <dt-bindings/input/input.h>
|
||
|
#include "imx6ull.dtsi"
|
||
|
|
||
|
/ {
|
||
|
model = "SoMLabs VisionSOM-6ULL";
|
||
|
compatible = "fsl,imx6ull-14x14-evk", "fsl,imx6ull";
|
||
|
|
||
|
chosen {
|
||
|
stdout-path = &uart1;
|
||
|
};
|
||
|
|
||
|
memory {
|
||
|
reg = <0x80000000 0x20000000>;
|
||
|
};
|
||
|
|
||
|
leds {
|
||
|
compatible = "gpio-leds";
|
||
|
|
||
|
usr0 {
|
||
|
label = "usr0";
|
||
|
gpios = <&gpio1 10 GPIO_ACTIVE_HIGH>;
|
||
|
linux,default-trigger = "heartbeat";
|
||
|
};
|
||
|
|
||
|
usr1 {
|
||
|
label = "usr1";
|
||
|
gpios = <&gpio1 11 GPIO_ACTIVE_HIGH>;
|
||
|
linux,default-trigger = "mmc0";
|
||
|
};
|
||
|
|
||
|
usr2 {
|
||
|
label = "usr2";
|
||
|
gpios = <&gpio1 13 GPIO_ACTIVE_HIGH>;
|
||
|
linux,default-trigger = "mmc1";
|
||
|
};
|
||
|
|
||
|
usr3 {
|
||
|
label = "usr3";
|
||
|
gpios = <&gpio1 12 GPIO_ACTIVE_HIGH>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
regulators {
|
||
|
compatible = "simple-bus";
|
||
|
#address-cells = <1>;
|
||
|
#size-cells = <0>;
|
||
|
|
||
|
reg_usb_otg1_vbus: regulator@2 {
|
||
|
compatible = "regulator-fixed";
|
||
|
reg = <2>;
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_usb_otg1>;
|
||
|
regulator-name = "usb_otg1_vbus";
|
||
|
regulator-min-microvolt = <5000000>;
|
||
|
regulator-max-microvolt = <5000000>;
|
||
|
gpio = <&gpio2 12 GPIO_ACTIVE_HIGH>;
|
||
|
enable-active-high;
|
||
|
};
|
||
|
|
||
|
reg_usb_otg2_vbus: regulator@3 {
|
||
|
compatible = "regulator-fixed";
|
||
|
reg = <3>;
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_usb_otg2>;
|
||
|
regulator-name = "usb_otg2_vbus";
|
||
|
regulator-min-microvolt = <5000000>;
|
||
|
regulator-max-microvolt = <5000000>;
|
||
|
gpio = <&gpio2 8 GPIO_ACTIVE_HIGH>;
|
||
|
enable-active-high;
|
||
|
};
|
||
|
|
||
|
};
|
||
|
};
|
||
|
|
||
|
&cpu0 {
|
||
|
arm-supply = <®_arm>;
|
||
|
soc-supply = <®_soc>;
|
||
|
};
|
||
|
|
||
|
&clks {
|
||
|
assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
|
||
|
assigned-clock-rates = <786432000>;
|
||
|
};
|
||
|
|
||
|
&fec1 {
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_enet1>;
|
||
|
phy-mode = "rmii";
|
||
|
phy-handle = <ðphy0>;
|
||
|
status = "okay";
|
||
|
|
||
|
mdio {
|
||
|
#address-cells = <1>;
|
||
|
#size-cells = <0>;
|
||
|
|
||
|
ethphy0: ethernet-phy@1 {
|
||
|
compatible = "ethernet-phy-ieee802.3-c22";
|
||
|
reg = <1>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
};
|
||
|
|
||
|
&gpc {
|
||
|
fsl,cpu_pupscr_sw2iso = <0x1>;
|
||
|
fsl,cpu_pupscr_sw = <0x0>;
|
||
|
fsl,cpu_pdnscr_iso2sw = <0x1>;
|
||
|
fsl,cpu_pdnscr_iso = <0x1>;
|
||
|
fsl,ldo-bypass = <0>; /* DCDC, ldo-enable */
|
||
|
};
|
||
|
|
||
|
&i2c1 {
|
||
|
clock-frequency = <100000>;
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_i2c1>;
|
||
|
|
||
|
};
|
||
|
|
||
|
&i2c2 {
|
||
|
clock_frequency = <100000>;
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_i2c2>;
|
||
|
};
|
||
|
|
||
|
&iomuxc {
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_hog_1>;
|
||
|
|
||
|
pinctrl_hog_1: hoggrp-1 {
|
||
|
fsl,pins = <
|
||
|
/* 32kHz low power reference clock for WiFi */
|
||
|
MX6UL_PAD_JTAG_TCK__OSC32K_32K_OUT 0x17099
|
||
|
/* LED 0..3 */
|
||
|
MX6UL_PAD_JTAG_MOD__GPIO1_IO10 0x17099
|
||
|
MX6UL_PAD_JTAG_TMS__GPIO1_IO11 0x17099
|
||
|
MX6UL_PAD_JTAG_TDI__GPIO1_IO13 0x17099
|
||
|
MX6UL_PAD_JTAG_TDO__GPIO1_IO12 0x17099
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_enet1: enet1grp {
|
||
|
fsl,pins = <
|
||
|
MX6UL_PAD_GPIO1_IO07__ENET1_MDC 0x1b0b0
|
||
|
MX6UL_PAD_GPIO1_IO06__ENET1_MDIO 0x1F829
|
||
|
|
||
|
MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN 0x1b0b0
|
||
|
MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER 0x1b0b0
|
||
|
MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00 0x1b0b0
|
||
|
MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01 0x1b0b0
|
||
|
MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN 0x1b0b0
|
||
|
MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00 0x1b0b0
|
||
|
MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01 0x1b0b0
|
||
|
MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1 0x400010a9
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_i2c1: i2c1grp {
|
||
|
fsl,pins = <
|
||
|
MX6UL_PAD_UART4_TX_DATA__I2C1_SCL 0x4001b8b0
|
||
|
MX6UL_PAD_UART4_RX_DATA__I2C1_SDA 0x4001b8b0
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_i2c2: i2c2grp {
|
||
|
fsl,pins = <
|
||
|
MX6UL_PAD_UART5_TX_DATA__I2C2_SCL 0x4001b8b0
|
||
|
MX6UL_PAD_UART5_RX_DATA__I2C2_SDA 0x4001b8b0
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_tsc: tscgrp {
|
||
|
fsl,pins = <
|
||
|
MX6UL_PAD_GPIO1_IO01__GPIO1_IO01 0xb0
|
||
|
MX6UL_PAD_GPIO1_IO02__GPIO1_IO02 0xb0
|
||
|
MX6UL_PAD_GPIO1_IO03__GPIO1_IO03 0xb0
|
||
|
MX6UL_PAD_GPIO1_IO04__GPIO1_IO04 0xb0
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_uart1: uart1grp {
|
||
|
fsl,pins = <
|
||
|
MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1
|
||
|
MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_usdhc2: usdhc2grp {
|
||
|
fsl,pins = <
|
||
|
MX6UL_PAD_NAND_RE_B__USDHC2_CLK 0x10069
|
||
|
MX6UL_PAD_NAND_WE_B__USDHC2_CMD 0x17059
|
||
|
MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x17059
|
||
|
MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x17059
|
||
|
MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x17059
|
||
|
MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x17059
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_wdog: wdoggrp {
|
||
|
fsl,pins = <
|
||
|
MX6UL_PAD_ENET2_RX_ER__WDOG1_WDOG_ANY 0x30b0
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_usb_otg1: usbotg1grp {
|
||
|
fsl,pins = <
|
||
|
MX6UL_PAD_GPIO1_IO00__ANATOP_OTG1_ID 0x17059
|
||
|
MX6UL_PAD_ENET2_TX_DATA1__GPIO2_IO12 0x10b0
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_usb_otg2: usbotg2grp {
|
||
|
fsl,pins = <
|
||
|
MX6UL_PAD_ENET2_RX_DATA0__GPIO2_IO08 0x10b0
|
||
|
>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
&tsc {
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_tsc>;
|
||
|
xnur-gpio = <&gpio1 3 GPIO_ACTIVE_LOW>;
|
||
|
measure-delay-time = <0xffff>;
|
||
|
pre-charge-time = <0xfff>;
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&uart1 {
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_uart1>;
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&usbotg1 {
|
||
|
vbus-supply = <®_usb_otg1_vbus>;
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_usb_otg1>;
|
||
|
dr_mode = "otg";
|
||
|
srp-disable;
|
||
|
hnp-disable;
|
||
|
adp-disable;
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&usbotg2 {
|
||
|
vbus-supply = <®_usb_otg2_vbus>;
|
||
|
dr_mode = "host";
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&usbphy1 {
|
||
|
tx-d-cal = <0x5>;
|
||
|
};
|
||
|
|
||
|
&usbphy2 {
|
||
|
tx-d-cal = <0x5>;
|
||
|
};
|
||
|
|
||
|
&usdhc2 {
|
||
|
non-removable;
|
||
|
disable-wp;
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&wdog1 {
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_wdog>;
|
||
|
fsl,wdog_b;
|
||
|
};
|