mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-05 19:10:13 +00:00
45 lines
886 B
Text
45 lines
886 B
Text
|
// SPDX-License-Identifier: GPL-2.0+
|
||
|
#include <dt-bindings/clock/ast2600-clock.h>
|
||
|
#include <dt-bindings/reset/ast2600-reset.h>
|
||
|
|
||
|
#include "ast2600.dtsi"
|
||
|
|
||
|
/ {
|
||
|
scu: clock-controller@1e6e2000 {
|
||
|
compatible = "aspeed,ast2600-scu";
|
||
|
reg = <0x1e6e2000 0x1000>;
|
||
|
u-boot,dm-pre-reloc;
|
||
|
#clock-cells = <1>;
|
||
|
#reset-cells = <1>;
|
||
|
uart-clk-source = <0x0>; /* uart clock source selection: 0: uxclk 1: huxclk*/
|
||
|
};
|
||
|
|
||
|
rst: reset-controller {
|
||
|
u-boot,dm-pre-reloc;
|
||
|
compatible = "aspeed,ast2600-reset";
|
||
|
aspeed,wdt = <&wdt1>;
|
||
|
#reset-cells = <1>;
|
||
|
};
|
||
|
|
||
|
sdrammc: sdrammc@1e6e0000 {
|
||
|
u-boot,dm-pre-reloc;
|
||
|
compatible = "aspeed,ast2600-sdrammc";
|
||
|
reg = <0x1e6e0000 0x100
|
||
|
0x1e6e0100 0x300
|
||
|
0x1e6e0400 0x200 >;
|
||
|
#reset-cells = <1>;
|
||
|
clocks = <&scu ASPEED_CLK_MPLL>;
|
||
|
resets = <&rst ASPEED_RESET_SDRAM>;
|
||
|
};
|
||
|
|
||
|
ahb {
|
||
|
u-boot,dm-pre-reloc;
|
||
|
|
||
|
apb {
|
||
|
u-boot,dm-pre-reloc;
|
||
|
};
|
||
|
|
||
|
};
|
||
|
};
|
||
|
|