2018-05-06 21:58:06 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0+
|
2018-02-24 22:34:00 +00:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2018 Marek Vasut <marex@denx.de>
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include "socfpga_cyclone5.dtsi"
|
2019-03-01 19:12:29 +00:00
|
|
|
#include "socfpga-common-u-boot.dtsi"
|
2018-02-24 22:34:00 +00:00
|
|
|
|
|
|
|
/ {
|
|
|
|
model = "Devboards.de DBM-SoC1";
|
|
|
|
compatible = "altr,socfpga-cyclone5", "altr,socfpga";
|
|
|
|
|
|
|
|
chosen {
|
|
|
|
bootargs = "console=ttyS0,115200";
|
2018-08-13 19:34:33 +00:00
|
|
|
stdout-path = "serial0:115200n8";
|
2018-02-24 22:34:00 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
aliases {
|
|
|
|
ethernet0 = &gmac1;
|
|
|
|
udc0 = &usb1;
|
|
|
|
};
|
|
|
|
|
|
|
|
memory {
|
|
|
|
name = "memory";
|
|
|
|
device_type = "memory";
|
|
|
|
reg = <0x0 0x40000000>; /* 1GB */
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&gmac1 {
|
|
|
|
status = "okay";
|
|
|
|
phy-mode = "rgmii";
|
|
|
|
};
|
|
|
|
|
|
|
|
&gpio0 {
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&gpio1 {
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&gpio2 {
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2018-11-02 10:54:52 +00:00
|
|
|
&porta {
|
|
|
|
bank-name = "porta";
|
|
|
|
};
|
|
|
|
|
|
|
|
&portb {
|
|
|
|
bank-name = "portb";
|
|
|
|
};
|
|
|
|
|
|
|
|
&portc {
|
|
|
|
bank-name = "portc";
|
|
|
|
};
|
|
|
|
|
2018-02-24 22:34:00 +00:00
|
|
|
&mmc0 {
|
|
|
|
status = "okay";
|
2023-02-13 15:56:33 +00:00
|
|
|
bootph-all;
|
2018-02-24 22:34:00 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
&usb1 {
|
|
|
|
disable-over-current;
|
|
|
|
status = "okay";
|
|
|
|
};
|
2018-08-13 19:34:33 +00:00
|
|
|
|
|
|
|
&uart0 {
|
2023-02-13 15:56:33 +00:00
|
|
|
bootph-all;
|
2018-08-13 19:34:33 +00:00
|
|
|
};
|
2018-11-02 10:54:52 +00:00
|
|
|
|
|
|
|
&watchdog0 {
|
|
|
|
status = "disabled";
|
|
|
|
};
|