2015-07-25 17:46:26 +00:00
|
|
|
#
|
|
|
|
|
# GPIO infrastructure and drivers
|
|
|
|
|
#
|
|
|
|
|
|
|
|
|
|
menu "GPIO Support"
|
|
|
|
|
|
2014-10-23 13:26:09 +00:00
|
|
|
config DM_GPIO
|
|
|
|
|
bool "Enable Driver Model for GPIO drivers"
|
|
|
|
|
depends on DM
|
|
|
|
|
help
|
2015-02-06 04:41:35 +00:00
|
|
|
Enable driver model for GPIO access. The standard GPIO
|
|
|
|
|
interface (gpio_get_value(), etc.) is then implemented by
|
|
|
|
|
the GPIO uclass. Drivers provide methods to query the
|
|
|
|
|
particular GPIOs that they provide. The uclass interface
|
|
|
|
|
is defined in include/asm-generic/gpio.h.
|
2015-03-31 09:40:46 +00:00
|
|
|
|
2015-10-21 13:33:45 +00:00
|
|
|
config ALTERA_PIO
|
|
|
|
|
bool "Altera PIO driver"
|
|
|
|
|
depends on DM_GPIO
|
|
|
|
|
help
|
|
|
|
|
Select this to enable PIO for Altera devices. Please find
|
|
|
|
|
details on the "Embedded Peripherals IP User Guide" of Altera.
|
|
|
|
|
|
2015-06-23 13:54:19 +00:00
|
|
|
config DWAPB_GPIO
|
|
|
|
|
bool "DWAPB GPIO driver"
|
|
|
|
|
depends on DM && DM_GPIO
|
|
|
|
|
default n
|
|
|
|
|
help
|
|
|
|
|
Support for the Designware APB GPIO driver.
|
|
|
|
|
|
2015-11-04 06:25:13 +00:00
|
|
|
config ATMEL_PIO4
|
|
|
|
|
bool "ATMEL PIO4 driver"
|
2016-07-20 09:16:26 +00:00
|
|
|
depends on DM_GPIO
|
2015-11-04 06:25:13 +00:00
|
|
|
default n
|
|
|
|
|
help
|
|
|
|
|
Say yes here to support the Atmel PIO4 driver.
|
|
|
|
|
The PIO4 is new version of Atmel PIO controller, which manages
|
|
|
|
|
up to 128 fully programmable input/output lines. Each I/O line
|
|
|
|
|
may be dedicated as a general purpose I/O or be assigned to
|
|
|
|
|
a function of an embedded peripheral.
|
|
|
|
|
|
2016-03-12 05:07:27 +00:00
|
|
|
config INTEL_BROADWELL_GPIO
|
|
|
|
|
bool "Intel Broadwell GPIO driver"
|
|
|
|
|
depends on DM
|
|
|
|
|
help
|
|
|
|
|
This driver supports Broadwell U devices which have an expanded
|
|
|
|
|
GPIO feature set. The difference is large enough to merit a separate
|
|
|
|
|
driver from the common Intel ICH6 driver. It supports a total of
|
|
|
|
|
95 GPIOs which can be configured from the device tree.
|
|
|
|
|
|
2015-03-31 09:40:46 +00:00
|
|
|
config LPC32XX_GPIO
|
|
|
|
|
bool "LPC32XX GPIO driver"
|
|
|
|
|
depends on DM
|
|
|
|
|
default n
|
|
|
|
|
help
|
|
|
|
|
Support for the LPC32XX GPIO driver.
|
2015-03-06 20:19:01 +00:00
|
|
|
|
2016-03-31 21:12:15 +00:00
|
|
|
config MSM_GPIO
|
|
|
|
|
bool "Qualcomm GPIO driver"
|
|
|
|
|
depends on DM_GPIO
|
|
|
|
|
default n
|
|
|
|
|
help
|
|
|
|
|
Support GPIO controllers on Qualcomm Snapdragon family of SoCs.
|
|
|
|
|
This controller have single bank (default name "soc"), every
|
|
|
|
|
gpio has it's own set of registers.
|
|
|
|
|
Only simple GPIO operations are supported (get/set, change of
|
|
|
|
|
direction and checking pin function).
|
|
|
|
|
Supported devices:
|
|
|
|
|
- APQ8016
|
|
|
|
|
- MSM8916
|
|
|
|
|
|
2016-03-31 21:12:31 +00:00
|
|
|
config PM8916_GPIO
|
|
|
|
|
bool "Qualcomm PM8916 PMIC GPIO/keypad driver"
|
|
|
|
|
depends on DM_GPIO && PMIC_PM8916
|
|
|
|
|
help
|
|
|
|
|
Support for GPIO pins and power/reset buttons found on
|
|
|
|
|
Qualcomm PM8916 PMIC.
|
|
|
|
|
Default name for GPIO bank is "pm8916".
|
|
|
|
|
Power and reset buttons are placed in "pm8916_key" bank and
|
|
|
|
|
have gpio numbers 0 and 1 respectively.
|
|
|
|
|
|
2016-08-02 04:44:24 +00:00
|
|
|
config PCF8575_GPIO
|
|
|
|
|
bool "PCF8575 I2C GPIO Expander driver"
|
|
|
|
|
depends on DM_GPIO && DM_I2C
|
|
|
|
|
help
|
|
|
|
|
Support for PCF8575 I2C 16-bit GPIO expander. Most of these
|
|
|
|
|
chips are from NXP and TI.
|
|
|
|
|
|
2015-08-30 22:55:27 +00:00
|
|
|
config ROCKCHIP_GPIO
|
|
|
|
|
bool "Rockchip GPIO driver"
|
|
|
|
|
depends on DM_GPIO
|
|
|
|
|
help
|
|
|
|
|
Support GPIO access on Rockchip SoCs. The GPIOs are arranged into
|
|
|
|
|
a number of banks (different for each SoC type) each with 32 GPIOs.
|
|
|
|
|
The GPIOs for a device are defined in the device tree with one node
|
|
|
|
|
for each bank.
|
|
|
|
|
|
2015-03-06 20:19:01 +00:00
|
|
|
config SANDBOX_GPIO
|
|
|
|
|
bool "Enable sandbox GPIO driver"
|
|
|
|
|
depends on SANDBOX && DM && DM_GPIO
|
|
|
|
|
help
|
|
|
|
|
This driver supports some simulated GPIOs which can be adjusted
|
|
|
|
|
using 'back door' functions like sandbox_gpio_set_value(). Then the
|
|
|
|
|
GPIOs can be inspected through the normal get_get_value()
|
|
|
|
|
interface. The purpose of this is to allow GPIOs to be used as
|
|
|
|
|
normal in sandbox, perhaps with test code actually driving the
|
|
|
|
|
behaviour of those GPIOs.
|
|
|
|
|
|
|
|
|
|
config SANDBOX_GPIO_COUNT
|
|
|
|
|
int "Number of sandbox GPIOs"
|
|
|
|
|
depends on SANDBOX_GPIO
|
|
|
|
|
default 128
|
|
|
|
|
help
|
|
|
|
|
The sandbox driver can support any number of GPIOs. Generally these
|
|
|
|
|
are specified using the device tree. But you can also have a number
|
|
|
|
|
of 'anonymous' GPIOs that do not belong to any device or bank.
|
|
|
|
|
Select a suitable value depending on your needs.
|
2015-06-01 13:07:16 +00:00
|
|
|
|
2016-05-12 18:07:41 +00:00
|
|
|
config TEGRA_GPIO
|
|
|
|
|
bool "Tegra20..210 GPIO driver"
|
|
|
|
|
depends on DM_GPIO
|
|
|
|
|
help
|
|
|
|
|
Support for the GPIO controller contained in NVIDIA Tegra20 through
|
|
|
|
|
Tegra210.
|
|
|
|
|
|
2016-05-25 20:38:51 +00:00
|
|
|
config TEGRA186_GPIO
|
|
|
|
|
bool "Tegra186 GPIO driver"
|
|
|
|
|
depends on DM_GPIO
|
|
|
|
|
help
|
|
|
|
|
Support for the GPIO controller contained in NVIDIA Tegra186. This
|
|
|
|
|
covers both the "main" and "AON" controller instances, even though
|
|
|
|
|
they have slightly different register layout.
|
|
|
|
|
|
2016-02-16 08:03:48 +00:00
|
|
|
config GPIO_UNIPHIER
|
|
|
|
|
bool "UniPhier GPIO"
|
|
|
|
|
depends on ARCH_UNIPHIER
|
|
|
|
|
help
|
|
|
|
|
Say yes here to support UniPhier GPIOs.
|
|
|
|
|
|
2015-06-01 13:07:16 +00:00
|
|
|
config VYBRID_GPIO
|
|
|
|
|
bool "Vybrid GPIO driver"
|
|
|
|
|
depends on DM
|
|
|
|
|
default n
|
|
|
|
|
help
|
|
|
|
|
Say yes here to support Vybrid vf610 GPIOs.
|
2015-07-25 17:46:26 +00:00
|
|
|
|
2016-01-28 10:00:13 +00:00
|
|
|
config PIC32_GPIO
|
|
|
|
|
bool "Microchip PIC32 GPIO driver"
|
|
|
|
|
depends on DM_GPIO && MACH_PIC32
|
|
|
|
|
default y
|
|
|
|
|
help
|
|
|
|
|
Say yes here to support Microchip PIC32 GPIOs.
|
|
|
|
|
|
2016-02-12 12:46:50 +00:00
|
|
|
config MVEBU_GPIO
|
|
|
|
|
bool "Marvell MVEBU GPIO driver"
|
|
|
|
|
depends on DM_GPIO && ARCH_MVEBU
|
|
|
|
|
default y
|
|
|
|
|
help
|
|
|
|
|
Say yes here to support Marvell MVEBU (Armada XP/38x) GPIOs.
|
|
|
|
|
|
2016-03-10 10:57:39 +00:00
|
|
|
config ZYNQ_GPIO
|
|
|
|
|
bool "Zynq GPIO driver"
|
2016-03-10 10:57:44 +00:00
|
|
|
depends on DM_GPIO && (ARCH_ZYNQ || ARCH_ZYNQMP)
|
2016-03-10 10:57:39 +00:00
|
|
|
default y
|
|
|
|
|
help
|
|
|
|
|
Supports GPIO access on Zynq SoC.
|
|
|
|
|
|
2016-05-03 02:02:23 +00:00
|
|
|
config DM_74X164
|
|
|
|
|
bool "74x164 serial-in/parallel-out 8-bits shift register"
|
|
|
|
|
depends on DM_GPIO
|
|
|
|
|
help
|
|
|
|
|
Driver for 74x164 compatible serial-in/parallel-out 8-outputs
|
|
|
|
|
shift registers, such as 74lv165, 74hc595.
|
|
|
|
|
This driver can be used to provide access to more gpio outputs.
|
|
|
|
|
|
dm: gpio: pca953x: introduce driver model support for pca953x
Introduce a new driver that supports driver model for pca953x.
The pca953x chips are used as I2C I/O expanders.
This driver is designed to support the following chips:
"
4 bits: pca9536, pca9537
8 bits: max7310, max7315, pca6107, pca9534, pca9538, pca9554,
pca9556, pca9557, pca9574, tca6408, xra1202
16 bits: max7312, max7313, pca9535, pca9539, pca9555, pca9575,
tca6416
24 bits: tca6424
40 bits: pca9505, pca9698
"
But for now this driver only supports max 24 bits and pca953x compatible
chips. pca957x compatible chips are not supported now.
These can be addressed when we need to add such support for the different
chips.
This driver has been tested on i.MX6 SoloX Sabreauto board with max7310
i2c expander using gpio command as following:
=>gpio status -a
Bank gpio@30_:
gpio@30_0: input: 1 [ ]
=> dm tree:
i2c [ ] | | `-- i2c@021a8000
gpio [ ] | | |-- gpio@30
gpio [ ] | | `-- gpio@32
Signed-off-by: Peng Fan <van.freenix@gmail.com>
Cc: Simon Glass <sjg@chromium.org>
Cc: Masahiro Yamada <yamada.masahiro@socionext.com>
Cc: Wenyou Yang <wenyou.yang@atmel.com>
Cc: Daniel Schwierzeck <daniel.schwierzeck@gmail.com>
Cc: Purna Chandra Mandal <purna.mandal@microchip.com>
Cc: Thomas Chou <thomas@wytron.com.tw>
Cc: Bhuvanchandra DV <bhuvanchandra.dv@toradex.com>
Cc: Andrea Scian <andrea.scian@dave.eu>
Cc: Michal Simek <michal.simek@xilinx.com>
Cc: Stefano Babic <sbabic@denx.de>
Cc: Fabio Estevam <fabio.estevam@nxp.com>
Acked-by: Simon Glass <sjg@chromium.org>
Tested-by: Michal Simek <michal.simek@xilinx.com> #on ZynqMP zcu102
2016-04-14 13:45:06 +00:00
|
|
|
config DM_PCA953X
|
|
|
|
|
bool "PCA95[357]x, PCA9698, TCA64xx, and MAX7310 I/O ports"
|
|
|
|
|
depends on DM_GPIO
|
|
|
|
|
help
|
|
|
|
|
Say yes here to provide access to several register-oriented
|
|
|
|
|
SMBus I/O expanders, made mostly by NXP or TI. Compatible
|
|
|
|
|
models include:
|
|
|
|
|
|
|
|
|
|
4 bits: pca9536, pca9537
|
|
|
|
|
|
|
|
|
|
8 bits: max7310, max7315, pca6107, pca9534, pca9538, pca9554,
|
|
|
|
|
pca9556, pca9557, pca9574, tca6408, xra1202
|
|
|
|
|
|
|
|
|
|
16 bits: max7312, max7313, pca9535, pca9539, pca9555, pca9575,
|
|
|
|
|
tca6416
|
|
|
|
|
|
|
|
|
|
24 bits: tca6424
|
|
|
|
|
|
|
|
|
|
40 bits: pca9505, pca9698
|
|
|
|
|
|
|
|
|
|
Now, max 24 bits chips and PCA953X compatible chips are
|
|
|
|
|
supported
|
2016-05-25 13:15:20 +00:00
|
|
|
|
|
|
|
|
config MPC85XX_GPIO
|
|
|
|
|
bool "Freescale MPC85XX GPIO driver"
|
|
|
|
|
depends on DM_GPIO
|
|
|
|
|
help
|
|
|
|
|
This driver supports the built-in GPIO controller of MPC85XX CPUs.
|
|
|
|
|
Each GPIO bank is identified by its own entry in the device tree,
|
|
|
|
|
i.e.
|
|
|
|
|
|
|
|
|
|
gpio-controller@fc00 {
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
compatible = "fsl,pq3-gpio";
|
|
|
|
|
reg = <0xfc00 0x100>
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
By default, each bank is assumed to have 32 GPIOs, but the ngpios
|
|
|
|
|
setting is honored, so the number of GPIOs for each bank is
|
|
|
|
|
configurable to match the actual GPIO count of the SoC (e.g. the
|
|
|
|
|
32/32/23 banks of the P1022 SoC).
|
|
|
|
|
|
2016-05-25 13:15:22 +00:00
|
|
|
Aside from the standard functions of input/output mode, and output
|
|
|
|
|
value setting, the open-drain feature, which can configure individual
|
|
|
|
|
GPIOs to work as open-drain outputs, is supported.
|
2016-05-25 13:15:20 +00:00
|
|
|
|
|
|
|
|
The driver has been tested on MPC85XX, but it is likely that other
|
|
|
|
|
PowerQUICC III devices will work as well.
|
2015-07-25 17:46:26 +00:00
|
|
|
endmenu
|
