2018-05-06 21:58:06 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0+
|
2012-08-16 17:55:41 +00:00
|
|
|
/*
|
|
|
|
* (C) Copyright 2011
|
|
|
|
* Heiko Schocher, DENX Software Engineering, hs@denx.de.
|
|
|
|
*
|
2013-11-08 18:53:14 +00:00
|
|
|
* A bootcount driver for the RTC IP block found on many TI platforms.
|
|
|
|
* This requires the RTC clocks, etc, to be enabled prior to use and
|
|
|
|
* not all boards with this IP block on it will have the RTC in use.
|
2012-08-16 17:55:41 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
#include <bootcount.h>
|
2013-08-28 13:00:28 +00:00
|
|
|
#include <asm/davinci_rtc.h>
|
2012-08-16 17:55:41 +00:00
|
|
|
|
|
|
|
void bootcount_store(ulong a)
|
|
|
|
{
|
|
|
|
struct davinci_rtc *reg =
|
|
|
|
(struct davinci_rtc *)CONFIG_SYS_BOOTCOUNT_ADDR;
|
|
|
|
|
|
|
|
/*
|
2017-08-03 06:16:54 +00:00
|
|
|
* write RTC kick registers to enable write
|
|
|
|
* for RTC Scratch registers. Scratch register 2 is
|
|
|
|
* used for bootcount value.
|
2012-08-16 17:55:41 +00:00
|
|
|
*/
|
|
|
|
writel(RTC_KICK0R_WE, ®->kick0r);
|
|
|
|
writel(RTC_KICK1R_WE, ®->kick1r);
|
2013-08-28 13:00:29 +00:00
|
|
|
raw_bootcount_store(®->scratch2,
|
2018-10-10 22:13:54 +00:00
|
|
|
(CONFIG_SYS_BOOTCOUNT_MAGIC & 0xffff0000) | (a & 0x0000ffff));
|
2012-08-16 17:55:41 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
ulong bootcount_load(void)
|
|
|
|
{
|
2013-08-28 13:00:29 +00:00
|
|
|
unsigned long val;
|
2012-08-16 17:55:41 +00:00
|
|
|
struct davinci_rtc *reg =
|
|
|
|
(struct davinci_rtc *)CONFIG_SYS_BOOTCOUNT_ADDR;
|
|
|
|
|
2013-08-28 13:00:29 +00:00
|
|
|
val = raw_bootcount_load(®->scratch2);
|
2018-10-10 22:13:54 +00:00
|
|
|
if ((val & 0xffff0000) != (CONFIG_SYS_BOOTCOUNT_MAGIC & 0xffff0000))
|
2012-08-16 17:55:41 +00:00
|
|
|
return 0;
|
|
|
|
else
|
2013-08-28 13:00:29 +00:00
|
|
|
return val & 0x0000ffff;
|
2012-08-16 17:55:41 +00:00
|
|
|
}
|