u-boot/arch/arm/include/asm/arch-mx6/mx6ul-ddr.h

/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Copyright (C) 2015 Freescale Semiconductor, Inc.
 */

#ifndef __ASM_ARCH_MX6UL_DDR_H__
#define __ASM_ARCH_MX6UL_DDR_H__

#if !(defined(CONFIG_MX6UL) || defined(CONFIG_MX6ULL))
#error "wrong CPU"
#endif

#define MX6_IOM_DRAM_DQM0	0x020e0244
#define MX6_IOM_DRAM_DQM1	0x020e0248

#define MX6_IOM_DRAM_RAS	0x020e024c
#define MX6_IOM_DRAM_CAS	0x020e0250
#define MX6_IOM_DRAM_CS0	0x020e0254
#define MX6_IOM_DRAM_CS1	0x020e0258
#define MX6_IOM_DRAM_SDWE_B	0x020e025c
#define MX6_IOM_DRAM_SDODT0	0x020e0260
#define MX6_IOM_DRAM_SDODT1	0x020e0264
#define MX6_IOM_DRAM_SDBA0	0x020e0268
#define MX6_IOM_DRAM_SDBA1	0x020e026c
#define MX6_IOM_DRAM_SDBA2	0x020e0270
#define MX6_IOM_DRAM_SDCKE0	0x020e0274
#define MX6_IOM_DRAM_SDCKE1	0x020e0278
#define MX6_IOM_DRAM_SDCLK_0	0x020e027c
#define MX6_IOM_DRAM_SDQS0	0x020e0280
#define MX6_IOM_DRAM_SDQS1	0x020e0284
#define MX6_IOM_DRAM_RESET	0x020e0288

#define MX6_IOM_GRP_ADDDS	0x020e0490
#define MX6_IOM_DDRMODE_CTL	0x020e0494
#define MX6_IOM_GRP_B0DS	0x020e0498
#define MX6_IOM_GRP_DDRPK	0x020e049c
#define MX6_IOM_GRP_CTLDS	0x020e04a0
#define MX6_IOM_GRP_B1DS	0x020e04a4
#define MX6_IOM_GRP_DDRHYS	0x020e04a8
#define MX6_IOM_GRP_DDRPKE	0x020e04ac
#define MX6_IOM_GRP_DDRMODE	0x020e04b0
#define MX6_IOM_GRP_DDR_TYPE	0x020e04b4

#endif	/*__ASM_ARCH_MX6SX_DDR_H__ */
SPDX: Convert all of our single license tags to Linux Kernel style When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com> 2018-05-06 21:58:06 +00:00			`/* SPDX-License-Identifier: GPL-2.0+ */`
imx:mx6ul add dram spl configuration and header file 1. Define two structures mx6ul_iomux_ddr_regs and mx6ul_iomux_grp_regs. 2. Add a new function mx6ul_dram_iocfg to configure dram io. 3. Refactor MMDC1 macro, discard "#ifdef CONFIG_MX6SX". Since only mmdc0 channel exists on i.MX6SX/UL, redefine MMDC1 macro support runtime check, but not hardcoding #ifdef macros. 4. Introduce mx6ul-ddr.h, which includes the register address for DRAM IO configuration. Signed-off-by: Peng Fan <Peng.Fan@freescale.com> 2015-07-20 11:28:33 +00:00			`/*`
			`* Copyright (C) 2015 Freescale Semiconductor, Inc.`
			`*/`

			`#ifndef __ASM_ARCH_MX6UL_DDR_H__`
			`#define __ASM_ARCH_MX6UL_DDR_H__`

mx6ull: Handle the CONFIG_MX6ULL cases correctly Since commit 051ba9e082f7 ("Kconfig: mx6ull: Deselect MX6UL from CONFIG_MX6ULL") CONFIG_MX6ULL does not select CONFIG_MX6UL anymore, so take this into consideration in all the checks for CONFIG_MX6UL. This fixes a boot regression. Reported-by: Stefan Agner <stefan@agner.ch> Signed-off-by: Fabio Estevam <fabio.estevam@nxp.com> Reviewed-by: Stefan Agner <stefan@agner.ch> Tested-by: Breno Lima <breno.lima@nxp.com> Tested-by: Peng Fan <peng.fan@nxp.com> Reviewed-by: Stefano Babic <sbabic@denx.de> Tested-by: Jörg Krause <joerg.krause@embedded.rocks> 2018-01-03 14:33:05 +00:00			`#if !(defined(CONFIG_MX6UL) \|\| defined(CONFIG_MX6ULL))`
imx:mx6ul add dram spl configuration and header file 1. Define two structures mx6ul_iomux_ddr_regs and mx6ul_iomux_grp_regs. 2. Add a new function mx6ul_dram_iocfg to configure dram io. 3. Refactor MMDC1 macro, discard "#ifdef CONFIG_MX6SX". Since only mmdc0 channel exists on i.MX6SX/UL, redefine MMDC1 macro support runtime check, but not hardcoding #ifdef macros. 4. Introduce mx6ul-ddr.h, which includes the register address for DRAM IO configuration. Signed-off-by: Peng Fan <Peng.Fan@freescale.com> 2015-07-20 11:28:33 +00:00			`#error "wrong CPU"`
			`#endif`

			`#define MX6_IOM_DRAM_DQM0 0x020e0244`
			`#define MX6_IOM_DRAM_DQM1 0x020e0248`

			`#define MX6_IOM_DRAM_RAS 0x020e024c`
			`#define MX6_IOM_DRAM_CAS 0x020e0250`
			`#define MX6_IOM_DRAM_CS0 0x020e0254`
			`#define MX6_IOM_DRAM_CS1 0x020e0258`
			`#define MX6_IOM_DRAM_SDWE_B 0x020e025c`
			`#define MX6_IOM_DRAM_SDODT0 0x020e0260`
			`#define MX6_IOM_DRAM_SDODT1 0x020e0264`
			`#define MX6_IOM_DRAM_SDBA0 0x020e0268`
			`#define MX6_IOM_DRAM_SDBA1 0x020e026c`
			`#define MX6_IOM_DRAM_SDBA2 0x020e0270`
			`#define MX6_IOM_DRAM_SDCKE0 0x020e0274`
			`#define MX6_IOM_DRAM_SDCKE1 0x020e0278`
			`#define MX6_IOM_DRAM_SDCLK_0 0x020e027c`
			`#define MX6_IOM_DRAM_SDQS0 0x020e0280`
			`#define MX6_IOM_DRAM_SDQS1 0x020e0284`
			`#define MX6_IOM_DRAM_RESET 0x020e0288`

			`#define MX6_IOM_GRP_ADDDS 0x020e0490`
			`#define MX6_IOM_DDRMODE_CTL 0x020e0494`
			`#define MX6_IOM_GRP_B0DS 0x020e0498`
			`#define MX6_IOM_GRP_DDRPK 0x020e049c`
			`#define MX6_IOM_GRP_CTLDS 0x020e04a0`
			`#define MX6_IOM_GRP_B1DS 0x020e04a4`
			`#define MX6_IOM_GRP_DDRHYS 0x020e04a8`
			`#define MX6_IOM_GRP_DDRPKE 0x020e04ac`
			`#define MX6_IOM_GRP_DDRMODE 0x020e04b0`
			`#define MX6_IOM_GRP_DDR_TYPE 0x020e04b4`

			`#endif /__ASM_ARCH_MX6SX_DDR_H__ /`