2018-05-06 21:58:06 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0+
|
2014-01-30 06:00:04 +00:00
|
|
|
/*
|
|
|
|
* Copyright 2014 Freescale Semiconductor, Inc.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <common.h>
|
2020-05-10 17:39:56 +00:00
|
|
|
#include <net.h>
|
2014-01-30 06:00:04 +00:00
|
|
|
#include <netdev.h>
|
2015-01-21 09:54:12 +00:00
|
|
|
#include <asm/fsl_serdes.h>
|
2014-01-30 06:00:04 +00:00
|
|
|
#include <asm/immap_85xx.h>
|
|
|
|
#include <fm_eth.h>
|
|
|
|
#include <fsl_mdio.h>
|
|
|
|
#include <malloc.h>
|
2015-10-26 11:47:47 +00:00
|
|
|
#include <fsl_dtsec.h>
|
2015-01-21 09:54:12 +00:00
|
|
|
#include <vsc9953.h>
|
2014-01-30 06:00:04 +00:00
|
|
|
|
|
|
|
#include "../common/fman.h"
|
|
|
|
|
2020-06-26 06:13:33 +00:00
|
|
|
int board_eth_init(struct bd_info *bis)
|
2014-01-30 06:00:04 +00:00
|
|
|
{
|
|
|
|
#ifdef CONFIG_FMAN_ENET
|
|
|
|
struct memac_mdio_info memac_mdio_info;
|
|
|
|
unsigned int i;
|
|
|
|
int phy_addr = 0;
|
2015-01-21 09:54:12 +00:00
|
|
|
|
2014-01-30 06:00:04 +00:00
|
|
|
printf("Initializing Fman\n");
|
|
|
|
|
|
|
|
memac_mdio_info.regs =
|
2023-01-10 16:19:45 +00:00
|
|
|
(struct memac_mdio_controller *)CFG_SYS_FM1_DTSEC_MDIO_ADDR;
|
2014-01-30 06:00:04 +00:00
|
|
|
memac_mdio_info.name = DEFAULT_FM_MDIO_NAME;
|
|
|
|
|
|
|
|
/* Register the real 1G MDIO bus */
|
|
|
|
fm_memac_mdio_init(bis, &memac_mdio_info);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Program on board RGMII, SGMII PHY addresses.
|
|
|
|
*/
|
2022-11-16 18:10:29 +00:00
|
|
|
for (i = FM1_DTSEC1; i < FM1_DTSEC1 + CFG_SYS_NUM_FM1_DTSEC; i++) {
|
2014-01-30 06:00:04 +00:00
|
|
|
int idx = i - FM1_DTSEC1;
|
|
|
|
|
|
|
|
switch (fm_info_get_enet_if(i)) {
|
2016-11-21 19:04:34 +00:00
|
|
|
#ifdef CONFIG_TARGET_T1042D4RDB
|
2015-06-05 09:59:02 +00:00
|
|
|
case PHY_INTERFACE_MODE_SGMII:
|
|
|
|
/* T1042D4RDB supports SGMII on DTSEC1, DTSEC2
|
|
|
|
* & DTSEC3
|
|
|
|
*/
|
|
|
|
if (FM1_DTSEC1 == i)
|
2022-11-16 18:10:41 +00:00
|
|
|
phy_addr = CFG_SYS_SGMII1_PHY_ADDR;
|
2015-06-05 09:59:02 +00:00
|
|
|
if (FM1_DTSEC2 == i)
|
2022-11-16 18:10:41 +00:00
|
|
|
phy_addr = CFG_SYS_SGMII2_PHY_ADDR;
|
2015-06-05 09:59:02 +00:00
|
|
|
if (FM1_DTSEC3 == i)
|
2022-11-16 18:10:41 +00:00
|
|
|
phy_addr = CFG_SYS_SGMII3_PHY_ADDR;
|
2015-06-05 09:59:02 +00:00
|
|
|
fm_info_set_phy_address(i, phy_addr);
|
|
|
|
break;
|
2014-01-30 06:00:04 +00:00
|
|
|
#endif
|
|
|
|
case PHY_INTERFACE_MODE_RGMII:
|
2020-11-04 13:09:17 +00:00
|
|
|
case PHY_INTERFACE_MODE_RGMII_TXID:
|
|
|
|
case PHY_INTERFACE_MODE_RGMII_RXID:
|
|
|
|
case PHY_INTERFACE_MODE_RGMII_ID:
|
2014-01-30 06:00:04 +00:00
|
|
|
if (FM1_DTSEC4 == i)
|
2022-11-16 18:10:41 +00:00
|
|
|
phy_addr = CFG_SYS_RGMII1_PHY_ADDR;
|
2014-01-30 06:00:04 +00:00
|
|
|
if (FM1_DTSEC5 == i)
|
2022-11-16 18:10:41 +00:00
|
|
|
phy_addr = CFG_SYS_RGMII2_PHY_ADDR;
|
2014-01-30 06:00:04 +00:00
|
|
|
fm_info_set_phy_address(i, phy_addr);
|
|
|
|
break;
|
|
|
|
case PHY_INTERFACE_MODE_QSGMII:
|
|
|
|
fm_info_set_phy_address(i, 0);
|
|
|
|
break;
|
2022-04-06 22:33:03 +00:00
|
|
|
case PHY_INTERFACE_MODE_NA:
|
2014-01-30 06:00:04 +00:00
|
|
|
fm_info_set_phy_address(i, 0);
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
printf("Fman1: DTSEC%u set to unknown interface %i\n",
|
|
|
|
idx + 1, fm_info_get_enet_if(i));
|
|
|
|
fm_info_set_phy_address(i, 0);
|
|
|
|
break;
|
|
|
|
}
|
2015-01-12 12:08:37 +00:00
|
|
|
if (fm_info_get_enet_if(i) == PHY_INTERFACE_MODE_QSGMII ||
|
2022-04-06 22:33:03 +00:00
|
|
|
fm_info_get_enet_if(i) == PHY_INTERFACE_MODE_NA)
|
2015-01-12 12:08:37 +00:00
|
|
|
fm_info_set_mdio(i, NULL);
|
|
|
|
else
|
|
|
|
fm_info_set_mdio(i,
|
|
|
|
miiphy_get_dev_by_name(
|
|
|
|
DEFAULT_FM_MDIO_NAME));
|
2014-01-30 06:00:04 +00:00
|
|
|
}
|
|
|
|
|
2015-01-21 09:54:12 +00:00
|
|
|
|
2014-01-30 06:00:04 +00:00
|
|
|
cpu_eth_init(bis);
|
|
|
|
#endif
|
|
|
|
|
|
|
|
return pci_eth_init(bis);
|
|
|
|
}
|