2013-11-21 08:06:46 +00:00
|
|
|
/*
|
|
|
|
* board/renesas/lager/lager.c
|
|
|
|
* This file is lager board support.
|
|
|
|
*
|
|
|
|
* Copyright (C) 2013 Renesas Electronics Corporation
|
|
|
|
* Copyright (C) 2013 Nobuhiro Iwamatsu <nobuhiro.iwamatsu.yj@renesas.com>
|
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: GPL-2.0
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <common.h>
|
|
|
|
#include <malloc.h>
|
|
|
|
#include <netdev.h>
|
|
|
|
#include <asm/processor.h>
|
|
|
|
#include <asm/mach-types.h>
|
|
|
|
#include <asm/io.h>
|
|
|
|
#include <asm/errno.h>
|
|
|
|
#include <asm/arch/sys_proto.h>
|
|
|
|
#include <asm/gpio.h>
|
|
|
|
#include <asm/arch/rmobile.h>
|
2013-10-20 11:28:24 +00:00
|
|
|
#include <miiphy.h>
|
2013-10-10 00:13:41 +00:00
|
|
|
#include <i2c.h>
|
2013-11-21 08:06:46 +00:00
|
|
|
#include "qos.h"
|
|
|
|
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
|
2014-03-31 05:14:25 +00:00
|
|
|
#define CLK2MHZ(clk) (clk / 1000 / 1000)
|
2013-11-21 08:06:46 +00:00
|
|
|
void s_init(void)
|
|
|
|
{
|
2014-03-27 07:18:19 +00:00
|
|
|
struct rcar_rwdt *rwdt = (struct rcar_rwdt *)RWDT_BASE;
|
|
|
|
struct rcar_swdt *swdt = (struct rcar_swdt *)SWDT_BASE;
|
2014-03-31 05:14:25 +00:00
|
|
|
u32 stc;
|
2013-11-21 08:06:46 +00:00
|
|
|
|
|
|
|
/* Watchdog init */
|
|
|
|
writel(0xA5A5A500, &rwdt->rwtcsra);
|
|
|
|
writel(0xA5A5A500, &swdt->swtcsra);
|
|
|
|
|
2014-03-31 05:14:25 +00:00
|
|
|
/* CPU frequency setting. Set to 1.4GHz */
|
|
|
|
stc = ((1500 / CLK2MHZ(CONFIG_SYS_CLK_FREQ)) - 1) << PLL0_STC_BIT;
|
|
|
|
clrsetbits_le32(PLL0CR, PLL0_STC_MASK, stc);
|
|
|
|
|
2013-11-21 08:06:46 +00:00
|
|
|
/* QoS(Quality-of-Service) Init */
|
|
|
|
qos_init();
|
|
|
|
}
|
|
|
|
|
|
|
|
#define MSTPSR1 0xE6150038
|
|
|
|
#define SMSTPCR1 0xE6150134
|
|
|
|
#define TMU0_MSTP125 (1 << 25)
|
|
|
|
|
|
|
|
#define MSTPSR7 0xE61501C4
|
|
|
|
#define SMSTPCR7 0xE615014C
|
|
|
|
#define SCIF0_MSTP721 (1 << 21)
|
|
|
|
|
2013-10-20 11:28:24 +00:00
|
|
|
#define MSTPSR8 0xE61509A0
|
|
|
|
#define SMSTPCR8 0xE6150990
|
|
|
|
#define ETHER_MSTP813 (1 << 13)
|
|
|
|
|
2013-11-21 08:06:46 +00:00
|
|
|
#define mstp_setbits(type, addr, saddr, set) \
|
|
|
|
out_##type((saddr), in_##type(addr) | (set))
|
|
|
|
#define mstp_clrbits(type, addr, saddr, clear) \
|
|
|
|
out_##type((saddr), in_##type(addr) & ~(clear))
|
|
|
|
#define mstp_setbits_le32(addr, saddr, set) \
|
|
|
|
mstp_setbits(le32, addr, saddr, set)
|
|
|
|
#define mstp_clrbits_le32(addr, saddr, clear) \
|
|
|
|
mstp_clrbits(le32, addr, saddr, clear)
|
|
|
|
|
|
|
|
int board_early_init_f(void)
|
|
|
|
{
|
|
|
|
/* TMU0 */
|
|
|
|
mstp_clrbits_le32(MSTPSR1, SMSTPCR1, TMU0_MSTP125);
|
|
|
|
/* SCIF0 */
|
|
|
|
mstp_clrbits_le32(MSTPSR7, SMSTPCR7, SCIF0_MSTP721);
|
2013-10-20 11:28:24 +00:00
|
|
|
/* ETHER */
|
|
|
|
mstp_clrbits_le32(MSTPSR8, SMSTPCR8, ETHER_MSTP813);
|
|
|
|
|
2013-11-21 08:06:46 +00:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2013-10-11 06:00:37 +00:00
|
|
|
void arch_preboot_os(void)
|
|
|
|
{
|
|
|
|
/* Disable TMU0 */
|
|
|
|
mstp_setbits_le32(MSTPSR1, SMSTPCR1, TMU0_MSTP125);
|
|
|
|
}
|
|
|
|
|
2013-11-21 08:06:46 +00:00
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
int board_init(void)
|
|
|
|
{
|
|
|
|
/* adress of boot parameters */
|
|
|
|
gd->bd->bi_boot_params = LAGER_SDRAM_BASE + 0x100;
|
|
|
|
|
|
|
|
/* Init PFC controller */
|
|
|
|
r8a7790_pinmux_init();
|
|
|
|
|
2013-10-20 11:28:24 +00:00
|
|
|
/* ETHER Enable */
|
|
|
|
gpio_request(GPIO_FN_ETH_CRS_DV, NULL);
|
|
|
|
gpio_request(GPIO_FN_ETH_RX_ER, NULL);
|
|
|
|
gpio_request(GPIO_FN_ETH_RXD0, NULL);
|
|
|
|
gpio_request(GPIO_FN_ETH_RXD1, NULL);
|
|
|
|
gpio_request(GPIO_FN_ETH_LINK, NULL);
|
|
|
|
gpio_request(GPIO_FN_ETH_REF_CLK, NULL);
|
|
|
|
gpio_request(GPIO_FN_ETH_MDIO, NULL);
|
|
|
|
gpio_request(GPIO_FN_ETH_TXD1, NULL);
|
|
|
|
gpio_request(GPIO_FN_ETH_TX_EN, NULL);
|
|
|
|
gpio_request(GPIO_FN_ETH_MAGIC, NULL);
|
|
|
|
gpio_request(GPIO_FN_ETH_TXD0, NULL);
|
|
|
|
gpio_request(GPIO_FN_ETH_MDC, NULL);
|
|
|
|
gpio_request(GPIO_FN_IRQ0, NULL);
|
|
|
|
|
|
|
|
gpio_request(GPIO_GP_5_31, NULL); /* PHY_RST */
|
|
|
|
gpio_direction_output(GPIO_GP_5_31, 0);
|
|
|
|
mdelay(20);
|
|
|
|
gpio_set_value(GPIO_GP_5_31, 1);
|
|
|
|
udelay(1);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
#define CXR24 0xEE7003C0 /* MAC address high register */
|
|
|
|
#define CXR25 0xEE7003C8 /* MAC address low register */
|
|
|
|
int board_eth_init(bd_t *bis)
|
|
|
|
{
|
|
|
|
int ret = -ENODEV;
|
|
|
|
|
|
|
|
#ifdef CONFIG_SH_ETHER
|
|
|
|
u32 val;
|
|
|
|
unsigned char enetaddr[6];
|
|
|
|
|
|
|
|
ret = sh_eth_initialize(bis);
|
|
|
|
if (!eth_getenv_enetaddr("ethaddr", enetaddr))
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
/* Set Mac address */
|
|
|
|
val = enetaddr[0] << 24 | enetaddr[1] << 16 |
|
|
|
|
enetaddr[2] << 8 | enetaddr[3];
|
|
|
|
writel(val, CXR24);
|
|
|
|
|
|
|
|
val = enetaddr[4] << 8 | enetaddr[5];
|
|
|
|
writel(val, CXR25);
|
|
|
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* lager has KSZ8041NL/RNL */
|
|
|
|
#define PHY_CONTROL1 0x1E
|
|
|
|
#define PHY_LED_MODE 0xC0000
|
|
|
|
#define PHY_LED_MODE_ACK 0x4000
|
|
|
|
int board_phy_config(struct phy_device *phydev)
|
|
|
|
{
|
|
|
|
int ret = phy_read(phydev, MDIO_DEVAD_NONE, PHY_CONTROL1);
|
|
|
|
ret &= ~PHY_LED_MODE;
|
|
|
|
ret |= PHY_LED_MODE_ACK;
|
|
|
|
ret = phy_write(phydev, MDIO_DEVAD_NONE, PHY_CONTROL1, (u16)ret);
|
|
|
|
|
2013-11-21 08:06:46 +00:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int dram_init(void)
|
|
|
|
{
|
|
|
|
gd->bd->bi_dram[0].start = CONFIG_SYS_SDRAM_BASE;
|
|
|
|
gd->ram_size = CONFIG_SYS_SDRAM_SIZE;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
const struct rmobile_sysinfo sysinfo = {
|
|
|
|
CONFIG_RMOBILE_BOARD_STRING
|
|
|
|
};
|
|
|
|
|
|
|
|
void dram_init_banksize(void)
|
|
|
|
{
|
|
|
|
gd->bd->bi_dram[0].start = LAGER_SDRAM_BASE;
|
|
|
|
gd->bd->bi_dram[0].size = LAGER_SDRAM_SIZE;
|
|
|
|
}
|
|
|
|
|
|
|
|
int board_late_init(void)
|
|
|
|
{
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
void reset_cpu(ulong addr)
|
|
|
|
{
|
2013-10-10 00:13:41 +00:00
|
|
|
u8 val;
|
|
|
|
|
|
|
|
i2c_set_bus_num(3); /* PowerIC connected to ch3 */
|
|
|
|
i2c_init(400000, 0);
|
|
|
|
i2c_read(CONFIG_SYS_I2C_POWERIC_ADDR, 0x13, 1, &val, 1);
|
|
|
|
val |= 0x02;
|
|
|
|
i2c_write(CONFIG_SYS_I2C_POWERIC_ADDR, 0x13, 1, &val, 1);
|
2013-11-21 08:06:46 +00:00
|
|
|
}
|