mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-18 10:48:51 +00:00
85 lines
2.6 KiB
C
85 lines
2.6 KiB
C
|
#ifndef __ASM_ARM_SYSTEM_H
|
||
|
|
#define __ASM_ARM_SYSTEM_H
|
||
|
|
|
||
|
|
#ifdef __KERNEL__
|
||
|
|
|
||
|
|
#define CPU_ARCH_UNKNOWN 0
|
||
|
|
#define CPU_ARCH_ARMv3 1
|
||
|
|
#define CPU_ARCH_ARMv4 2
|
||
|
|
#define CPU_ARCH_ARMv4T 3
|
||
|
|
#define CPU_ARCH_ARMv5 4
|
||
|
|
#define CPU_ARCH_ARMv5T 5
|
||
|
|
#define CPU_ARCH_ARMv5TE 6
|
||
|
|
#define CPU_ARCH_ARMv5TEJ 7
|
||
|
|
#define CPU_ARCH_ARMv6 8
|
||
|
|
#define CPU_ARCH_ARMv7 9
|
||
|
|
|
||
|
|
/*
|
||
|
|
* CR1 bits (CP#15 CR1)
|
||
|
|
*/
|
||
|
|
#define CR_M (1 << 0) /* MMU enable */
|
||
|
|
#define CR_A (1 << 1) /* Alignment abort enable */
|
||
|
|
#define CR_C (1 << 2) /* Dcache enable */
|
||
|
|
#define CR_W (1 << 3) /* Write buffer enable */
|
||
|
|
#define CR_P (1 << 4) /* 32-bit exception handler */
|
||
|
|
#define CR_D (1 << 5) /* 32-bit data address range */
|
||
|
|
#define CR_L (1 << 6) /* Implementation defined */
|
||
|
|
#define CR_B (1 << 7) /* Big endian */
|
||
|
|
#define CR_S (1 << 8) /* System MMU protection */
|
||
|
|
#define CR_R (1 << 9) /* ROM MMU protection */
|
||
|
|
#define CR_F (1 << 10) /* Implementation defined */
|
||
|
|
#define CR_Z (1 << 11) /* Implementation defined */
|
||
|
|
#define CR_I (1 << 12) /* Icache enable */
|
||
|
|
#define CR_V (1 << 13) /* Vectors relocated to 0xffff0000 */
|
||
|
|
#define CR_RR (1 << 14) /* Round Robin cache replacement */
|
||
|
|
#define CR_L4 (1 << 15) /* LDR pc can set T bit */
|
||
|
|
#define CR_DT (1 << 16)
|
||
|
|
#define CR_IT (1 << 18)
|
||
|
|
#define CR_ST (1 << 19)
|
||
|
|
#define CR_FI (1 << 21) /* Fast interrupt (lower latency mode) */
|
||
|
|
#define CR_U (1 << 22) /* Unaligned access operation */
|
||
|
|
#define CR_XP (1 << 23) /* Extended page tables */
|
||
|
|
#define CR_VE (1 << 24) /* Vectored interrupts */
|
||
|
|
#define CR_EE (1 << 25) /* Exception (Big) Endian */
|
||
|
|
#define CR_TRE (1 << 28) /* TEX remap enable */
|
||
|
|
#define CR_AFE (1 << 29) /* Access flag enable */
|
||
|
|
#define CR_TE (1 << 30) /* Thumb exception enable */
|
||
|
|
|
||
|
|
/*
|
||
|
|
* This is used to ensure the compiler did actually allocate the register we
|
||
|
|
* asked it for some inline assembly sequences. Apparently we can't trust
|
||
|
|
* the compiler from one version to another so a bit of paranoia won't hurt.
|
||
|
|
* This string is meant to be concatenated with the inline asm string and
|
||
|
|
* will cause compilation to stop on mismatch.
|
||
|
|
* (for details, see gcc PR 15089)
|
||
|
|
*/
|
||
|
|
#define __asmeq(x, y) ".ifnc " x "," y " ; .err ; .endif\n\t"
|
||
|
|
|
||
|
|
#ifndef __ASSEMBLY__
|
||
|
|
|
||
|
|
#define isb() __asm__ __volatile__ ("" : : : "memory")
|
||
|
|
|
||
|
|
#define nop() __asm__ __volatile__("mov\tr0,r0\t@ nop\n\t");
|
||
|
|
|
||
|
|
static inline unsigned int get_cr(void)
|
||
|
|
{
|
||
|
|
unsigned int val;
|
||
|
|
asm("mrc p15, 0, %0, c1, c0, 0 @ get CR" : "=r" (val) : : "cc");
|
||
|
|
return val;
|
||
|
|
}
|
||
|
|
|
||
|
|
static inline void set_cr(unsigned int val)
|
||
|
|
{
|
||
|
|
asm volatile("mcr p15, 0, %0, c1, c0, 0 @ set CR"
|
||
|
|
: : "r" (val) : "cc");
|
||
|
|
isb();
|
||
|
|
}
|
||
|
|
|
||
|
|
#endif /* __ASSEMBLY__ */
|
||
|
|
|
||
|
|
#define arch_align_stack(x) (x)
|
||
|
|
|
||
|
|
#endif /* __KERNEL__ */
|
||
|
|
|
||
|
|
#endif
|