2019-04-03 05:45:02 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0+
|
|
|
|
/*
|
|
|
|
* U-Boot additions
|
|
|
|
*
|
2022-05-31 08:15:17 +00:00
|
|
|
* Copyright (C) 2019-2022 Intel Corporation <www.intel.com>
|
2019-04-03 05:45:02 +00:00
|
|
|
*/
|
|
|
|
|
2020-12-24 10:21:11 +00:00
|
|
|
#include "socfpga_stratix10-u-boot.dtsi"
|
|
|
|
|
2019-04-03 05:45:02 +00:00
|
|
|
/{
|
|
|
|
aliases {
|
|
|
|
spi0 = &qspi;
|
2022-05-31 08:15:17 +00:00
|
|
|
freeze_br0 = &freeze_controller;
|
|
|
|
};
|
|
|
|
|
|
|
|
soc {
|
|
|
|
freeze_controller: freeze_controller@f9000450 {
|
|
|
|
compatible = "altr,freeze-bridge-controller";
|
|
|
|
reg = <0xf9000450 0x00000010>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
2019-04-03 05:45:02 +00:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2019-11-08 02:38:18 +00:00
|
|
|
&clkmgr {
|
2023-02-13 15:56:33 +00:00
|
|
|
bootph-all;
|
2019-11-08 02:38:18 +00:00
|
|
|
};
|
|
|
|
|
2019-04-03 05:45:02 +00:00
|
|
|
&qspi {
|
|
|
|
status = "okay";
|
2023-02-13 15:56:33 +00:00
|
|
|
bootph-all;
|
2019-04-03 05:45:02 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
&flash0 {
|
|
|
|
compatible = "jedec,spi-nor";
|
|
|
|
spi-max-frequency = <100000000>;
|
|
|
|
spi-tx-bus-width = <4>;
|
|
|
|
spi-rx-bus-width = <4>;
|
2023-02-13 15:56:33 +00:00
|
|
|
bootph-all;
|
2019-04-03 05:45:02 +00:00
|
|
|
};
|
2019-11-08 02:38:18 +00:00
|
|
|
|
|
|
|
&sysmgr {
|
2023-02-13 15:56:33 +00:00
|
|
|
bootph-all;
|
2019-11-08 02:38:18 +00:00
|
|
|
};
|
2019-06-26 23:19:23 +00:00
|
|
|
|
|
|
|
&watchdog0 {
|
2020-08-06 04:15:33 +00:00
|
|
|
status = "okay";
|
2023-02-13 15:56:33 +00:00
|
|
|
bootph-all;
|
2019-06-26 23:19:23 +00:00
|
|
|
};
|