mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-18 18:59:44 +00:00
96 lines
2.2 KiB
C
96 lines
2.2 KiB
C
|
/*
|
||
|
* Copyright (C) 2014 Freescale Semiconductor, Inc.
|
||
|
*
|
||
|
* Author: Fabio Estevam <fabio.estevam@freescale.com>
|
||
|
*
|
||
|
* SPDX-License-Identifier: GPL-2.0+
|
||
|
*/
|
||
|
|
||
|
#include <asm/arch/clock.h>
|
||
|
#include <asm/arch/iomux.h>
|
||
|
#include <asm/arch/imx-regs.h>
|
||
|
#include <asm/arch/mx6-pins.h>
|
||
|
#include <asm/arch/sys_proto.h>
|
||
|
#include <asm/gpio.h>
|
||
|
#include <asm/imx-common/iomux-v3.h>
|
||
|
#include <asm/io.h>
|
||
|
#include <linux/sizes.h>
|
||
|
#include <common.h>
|
||
|
#include <fsl_esdhc.h>
|
||
|
#include <mmc.h>
|
||
|
|
||
|
DECLARE_GLOBAL_DATA_PTR;
|
||
|
|
||
|
#define UART_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
|
||
|
PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED | \
|
||
|
PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
|
||
|
|
||
|
#define USDHC_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
|
||
|
PAD_CTL_PUS_22K_UP | PAD_CTL_SPEED_LOW | \
|
||
|
PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
|
||
|
|
||
|
int dram_init(void)
|
||
|
{
|
||
|
gd->ram_size = PHYS_SDRAM_SIZE;
|
||
|
|
||
|
return 0;
|
||
|
}
|
||
|
|
||
|
static iomux_v3_cfg_t const uart1_pads[] = {
|
||
|
MX6_PAD_GPIO1_IO04__UART1_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
|
||
|
MX6_PAD_GPIO1_IO05__UART1_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
|
||
|
};
|
||
|
|
||
|
static iomux_v3_cfg_t const usdhc4_pads[] = {
|
||
|
MX6_PAD_SD4_CLK__USDHC4_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
||
|
MX6_PAD_SD4_CMD__USDHC4_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
||
|
MX6_PAD_SD4_DATA0__USDHC4_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
||
|
MX6_PAD_SD4_DATA1__USDHC4_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
||
|
MX6_PAD_SD4_DATA2__USDHC4_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
||
|
MX6_PAD_SD4_DATA3__USDHC4_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
||
|
MX6_PAD_SD4_DATA7__GPIO6_IO_21 | MUX_PAD_CTRL(NO_PAD_CTRL),
|
||
|
};
|
||
|
|
||
|
static void setup_iomux_uart(void)
|
||
|
{
|
||
|
imx_iomux_v3_setup_multiple_pads(uart1_pads, ARRAY_SIZE(uart1_pads));
|
||
|
}
|
||
|
|
||
|
int board_early_init_f(void)
|
||
|
{
|
||
|
setup_iomux_uart();
|
||
|
return 0;
|
||
|
}
|
||
|
|
||
|
static struct fsl_esdhc_cfg usdhc_cfg[1] = {
|
||
|
{USDHC4_BASE_ADDR},
|
||
|
};
|
||
|
|
||
|
int board_mmc_getcd(struct mmc *mmc)
|
||
|
{
|
||
|
return 1; /* Assume boot SD always present */
|
||
|
}
|
||
|
|
||
|
int board_mmc_init(bd_t *bis)
|
||
|
{
|
||
|
imx_iomux_v3_setup_multiple_pads(usdhc4_pads, ARRAY_SIZE(usdhc4_pads));
|
||
|
|
||
|
usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC4_CLK);
|
||
|
return fsl_esdhc_initialize(bis, &usdhc_cfg[0]);
|
||
|
}
|
||
|
|
||
|
int board_init(void)
|
||
|
{
|
||
|
/* Address of boot parameters */
|
||
|
gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
|
||
|
|
||
|
return 0;
|
||
|
}
|
||
|
|
||
|
int checkboard(void)
|
||
|
{
|
||
|
puts("Board: MX6SX SABRE SDB\n");
|
||
|
|
||
|
return 0;
|
||
|
}
|